- 您现在的位置：买卖IC网 > PDF目录98072 > SAA5491H/NNN (NXP SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | SAA5491H/NNN |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 20 MM, 2.80 MM HEIGHT, PLASTIC, SOT-318-2, QFP-80 |
| 文件页数： | 41/72页 |
| 文件大小： | 498K |
| 代理商： | SAA5491H/NNN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
1998 Dec 14
46
Philips Semiconductors
Preliminary specication
Economy teletext and TV microcontrollers
SAA5x9x family
Table 22 CLUT Address
9.16
Cursor
If the TXT7.CURSOR ON bit is set, a cursor is displayed.
The cursor operates by reversing the background and
foreground colours in the character position pointed to by
the active row and column bits in the TXT9 and TXT10
SFRs.
Setting the TXT9.CURSOR FREEZE bit, causes the
cursor to stay in its current position, no matter what
happens to the active row and column positions. This
means that the software can read data from the memory
(e.g. TOP table information) without affecting the position
of the cursor.
9.17
Other display features
Setting the TXT7.DOUBLE HEIGHT bit causes the normal
height of all display characters to be doubled and the
whole of the display area to be occupied by half of the
display rows. Characters normally displayed double height
will be displayed quadruple height when this bit is set.
Rows 12 to 24 can be enlarged, rather then rows 0 to 11,
by setting the TXT7.TOP/BOTTOM bit.
CLUT ADDRESS
FULL INTENSITY EQUIVALENT
0
black foreground
1
red foreground
2
green Foreground
3
yellow foreground
4
blue foreground
5
magenta foreground
6
cyan foreground
7
white foreground
8
black background
9
red background
A
green background
B
yellow background
C
blue background
D
magenta background
E
cyan background
F
white background
This feature can be used for either a user controlled
‘enlarge’ facility or to provide very large characters for
OSD.
The display of rows 0 to 23 can be disabled by setting the
TXT0.DISLAY STATUS ROW ONLY bit.
The Fastext prompt row (packet 24) can be displayed from
the extension packet memory by setting the
TXT0.DISPLAY X/24 bit. When this bit is set the data
displayed on display row 24 is taken from row 0 in the
extension packet memory.
When the display from extension packet block option is
enabled, the display will revert to row 24 of the basic page
memory if bit 3 of the link control byte in packet 27 is set.
9.18
Display timing
The display synchronises to the device’s Hsync and Vsync
inputs. A typical configuration is shown in Fig.14.
The Hsync and Vsync signals are derived from the signals
driving the deflection coils of the TV. The CVBS input is
only used to extract teletext from. Locking the display to
the signals from the scan circuits allows the device give a
stable display under almost all signal conditions.
The polarity of the input signals which the device is
expecting can be set using the TXT1.H polarity and
TXT1.V polarity bits. If the polarity bit is a logic 0, a positive
going signal is expected and if it is a logic 1, a negative
going signal is expected.
9.19
Horizontal timing
Every time an Hsync pulse is received the display
resynchronizes to its leading edge. To get maximum
display stability, the Hsync input must have fast edges,
free of noise to ensure that there is no uncertainty in the
timing of the signal to which the display synchronisation
circuits must lock.
The display area starts 17.2
s into the line and lasts for
40
s. The display area will be in the centre of the screen
if the Hsync pulse is aligned with line flyback signal.
Therefore, it is better to derive Hsync directly from the line
flyback or from an output of the line output transformer
than from, say, slicing the sandcastle signal as this would
introduce delays which would shift the display to the right.
相关PDF资料 |
PDF描述 |
|---|---|
| SAA5532PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA5551PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA5500PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA6703AH | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAA5491PS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496H | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496PS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5497 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
发布紧急采购，3分钟左右您将得到回复。