- 您现在的位置：买卖IC网 > PDF目录98072 > SAA5491H/NNN (NXP SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | SAA5491H/NNN |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 20 MM, 2.80 MM HEIGHT, PLASTIC, SOT-318-2, QFP-80 |
| 文件页数： | 42/72页 |
| 文件大小： | 498K |
| 代理商： | SAA5491H/NNN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
1998 Dec 14
47
Philips Semiconductors
Preliminary specication
Economy teletext and TV microcontrollers
SAA5x9x family
9.20
Vertical timing
The vertical display timing also resynchronizes to every
sync pulse received. This means that the device can
produce a stable display on both 625 and 525-line
screens. Display starts on the 41st line of each field and
continues for 250 lines, or until the end of the field.
Normally, television displays are interlaced, i.e. only every
other TV line is displayed on each field. It is normal to
de-interlace teletext displays to prevent the displayed
characters flickering up and down. In many TV designs this
is achieved by modulating the vertical deflection current in
such a way that odd fields are shifted up and even fields
are shifted down on the screen so that lines 1 and 314,
2 and 315 etc. are overlaid. The FRAME output is
provided to facilitate this.
The odd/even field decision is made on the timing between
the active edge of Hsync and the active edge of the Vsync
pulses. The active edge is programmed using the TXT1
register H polarity and V polarity bits.
The timing windows are designed to prevent the FRAME
output oscillating from odd to even, these are detailed
below:
If H to V is 0 to 16 s then output is even (FRAME = 0)
If H to V is 16 to 32 s then output is based on previous
field (i.e. previous value of FRAME)
If H to V is 32 to 48 s then output is odd (FRAME = 1)
If H to V is 48 to 64 s then output is based on previous
field (i.e. previous value of FRAME).
The algorithm used to derive Frame is such that a
consistent output will be obtained no matter where the
Vsync signal is relative to the Hsync signal, even if Vsync
occurs at the start and mid points of a line.
Setting the TXT0.DISABLE FRAME bit forces the FRAME
output to a logic 0. Setting the TXT0.AUTO FRAME bit
causes the FRAME output to be active when just text is
being displayed but to be forced to a logic 0 when any
video is being displayed. This allows the de-interlacing
function to take place with virtually no software
intervention.
Some TV architectures do not use the FRAME output but
accomplish the de-interlacing function in the vertical
deflection IC, under software control, by delaying the start
of the scan for one field by half a line, so that lines in this
field are moved up by one TV line. In such TVs, Vsync may
occur in the first half of the line at the start of an odd field
and in the second half of the line at the start of an even
field. In order to obtain correct de-interlacing in these
circumstances, the TXT1.FIELD POLARITY must be set
to reverse the assumptions made by the vertical timing
circuits on the timing of Vsync in each field. The start of the
display may be delayed by a line. The ‘Field Polarity’ bit
does not affect the FRAME output.
Fig.14 Timing configuration.
handbook, halfpage
VIDEO
DECODING
TUNER/IF
RGB, VDS
RGB
CVBS
MGK464
HSYNC, VSYNC
FRAME
SYNC
CIRCUITS
SAA5x9x
CRT
DISPLAY
相关PDF资料 |
PDF描述 |
|---|---|
| SAA5532PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA5551PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA5500PS/NNNN | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP52 |
| SAA6703AH | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAA5491PS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496H | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5496PS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
| SAA5497 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy teletext and TV microcontrollers |
发布紧急采购，3分钟左右您将得到回复。