- 您现在的位置：买卖IC网 > PDF目录98073 > SAB80C517A-N18-T3 (INFINEON TECHNOLOGIES AG) 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 PDF资料下载
参数资料
| 型号： | SAB80C517A-N18-T3 |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 |
| 封装： | PLASTIC, LCC-84 |
| 文件页数： | 121/137页 |
| 文件大小： | 2089K |
| 代理商： | SAB80C517A-N18-T3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页当前第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页
Device Specification
Semiconductor Group
7-22
XMAP0 is hardware protected by an unsymmetric latch. An unintentional disabling of XRAM
could be dangerous since indeterminate values would be read from external bus. To avoid this
the XMAP-bit is forced to ’1’ only by reset. Additionally, during reset an internal capacitor is
loaded. So after reset state XRAM is disabled. Because of the load time of the capacitor
XMAP0-bit once written to ’0’ (that is, discharging capacitor) cannot be set to ’1’ again by
software. On the other hand any distortion (software hang up, noise, ...) is not able to load this
capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after
it was enabled is a reset.
The clear instruction for XMAP0 should be integrated in the program initialization routine before
XRAM is used. In extremely noisy systems the user may have redundant clear instructions.
The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the externa RD
and WR signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For
debug purposes it might be useful to have these signals and the addresses at Ports 0.2
available. This is performed if XMAP1 is set.
The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register
SYSCON and on the state of pin EA. The table 1 lists the various operating conditions. It shows
the following characteristics:
a) Use of P0 and P2 pins during the MOVX access.
Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the
data written to the XRAM can be seen on the bus in debug mode.
I/0:
The pins work as Input/Output lines under control of their latch.
b) Activation of the RD and WR pin during the access.
c) Use of internal or external XDATA memory.
The shaded areas describe the standard operation as each 80C51 device without on-chip
XRAM behaves.
相关PDF资料 |
PDF描述 |
|---|---|
| SAB83C517A-N18-T4 | 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 |
| SAB80C517A-S18-T3 | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB83C517A-5S18-T3 | 8-BIT, MROM, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB83C517A-5S18-T4 | 8-BIT, MROM, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB80C517A-S18-T3 | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB80C517-M | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-M16 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-M-T40/85 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-N16 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
发布紧急采购，3分钟左右您将得到回复。