- 您现在的位置：买卖IC网 > PDF目录98073 > SAB80C517A-N18-T3 (INFINEON TECHNOLOGIES AG) 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 PDF资料下载
参数资料
| 型号： | SAB80C517A-N18-T3 |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 |
| 封装： | PLASTIC, LCC-84 |
| 文件页数： | 17/137页 |
| 文件大小： | 2089K |
| 代理商： | SAB80C517A-N18-T3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页
Device Specification
Semiconductor Group
7-51
Power Down Mode
The power down mode is entered by two consecutive instructions directly following each other.
The first instruction has to set the flag PDE (power down enable) and must not set PDS (power
down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will
automatically be cleared after having been set.
The instruction that sets bit PDS is the last instruction executed before going into power down
mode. The only exit from power down mode is a hardware reset.
The status of all output lines of the controller can be looked up in table 8.
Hardware Controlled Power Down Mode
The pin HWPD controls this mode. If it is on logic high level (inactive) the part is running in the
normal operating modes. If pin HWPD gets active (low level) the part enters the Hardware
Power Down Mode; this is independent of the state of pin PE/SWD.
HWPD is sampled once per machine cycle. If it is found active, the device starts a complete
internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared
exactly the same effects as a hardware reset. In this phase the power consumption is not yet
reduced. After completion of the internal reset both oscillators of the chip are disabled. At the
same time the port pins and several control lines enter a floating state as shown in table 8. In
this state the power consumption is reduced to the power down current IPD. Also the supply
voltage can be reduced. Table 8 also lists the voltages which may be applied at the pins during
Hardware Power Down Mode without affecting the low power consumption.
Termination of HWPD Mode:
This power down state is maintained while pin HWPD is held active. If HWPD goes to high
level (inactive state) an automatic start up procedure is performed:
– First the pins leave their floating condition and enter their default reset state
(as they had immediately before going to float state).
– Both oscillators are enabled (only if OWE = high). The oscillator watchdog’s RC
oscillator starts up very fast (typ. less than 2 microseconds).
– Because the oscillator watchdog is active it detects a failure condition if the
on-chip oscillator hasn’t yet started. Hence, the watchdog keeps the part in reset
and supplies the internal clock from the RC oscillator.
– Finally, when the on-chip oscillator has started, the oscillator watchdog releases
the part from reset with oscillator watchdog status flag not set.
When automatic start of the watchdog was enabled (PE/SWD connected to VCC),
the Watchdog Timer will start, too (with its default reload value for time-out period).
– The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active
during Hardware Power Down it is terminated and the device performs the normal
reset function. (Thus, pin Reset has to be inactive during Hardware Power Down Mode).
Power Down Mode
The power down mode is entered by two consecutive instructions directly following each other.
The first instruction has to set the flag PDE (power down enable) and must not set PDS (power
down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will
automatically be cleared after having been set.
The instruction that sets bit PDS is the last instruction executed before going into power down
mode. The only exit from power down mode is a hardware reset.
The status of all output lines of the controller can be looked up in table 8.
Hardware Controlled Power Down Mode
The pin HWPD controls this mode. If it is on logic high level (inactive) the part is running in the
normal operating modes. If pin HWPD gets active (low level) the part enters the Hardware
Power Down Mode; this is independent of the state of pin PE/SWD.
HWPD is sampled once per machine cycle. If it is found active, the device starts a complete
internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared
exactly the same effects as a hardware reset. In this phase the power consumption is not yet
reduced. After completion of the internal reset both oscillators of the chip are disabled. At the
same time the port pins and several control lines enter a floating state as shown in table 8. In
this state the power consumption is reduced to the power down current IPD. Also the supply
voltage can be reduced. Table 8 also lists the voltages which may be applied at the pins during
Hardware Power Down Mode without affecting the low power consumption.
Termination of HWPD Mode:
This power down state is maintained while pin HWPD is held active. If HWPD goes to high
level (inactive state) an automatic start up procedure is performed:
– First the pins leave their floating condition and enter their default reset state
(as they had immediately before going to float state).
– Both oscillators are enabled (only if OWE = high). The oscillator watchdog’s RC
oscillator starts up very fast (typ. less than 2 micro seconds)
– Because the oscillator watchdog is active it detects a failure condition if the
on-chip oscillator hasn’t yet started. Hence, the watchdog keeps the part in reset
and supplies the internal clock from the RC oscillator.
– Finally, when the on-chip oscillator has started, the oscillator watchdog releases
the part from reset with oscillator watchdog status flag not set
When automatic start of the watchdog was enabled (PE/SWD connected to VCC),
the Watchdog Timer will start, too (with its default reload value for time-out period).
– The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active
during Hardware Power Down it is terminated and the device performs the normal
reset function. (Thus, pin Reset has to be inactive during Hardware Power Down Mode).
相关PDF资料 |
PDF描述 |
|---|---|
| SAB83C517A-N18-T4 | 8-BIT, 18 MHz, MICROCONTROLLER, PQCC84 |
| SAB80C517A-S18-T3 | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB83C517A-5S18-T3 | 8-BIT, MROM, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB83C517A-5S18-T4 | 8-BIT, MROM, 18 MHz, MICROCONTROLLER, PQFP100 |
| SAB80C517A-S18-T3 | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB80C517-M | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-M16 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-M-T40/85 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517-N16 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
发布紧急采购，3分钟左右您将得到回复。