- 您现在的位置：买卖IC网 > PDF目录98079 > SCD243110QCD (INTEL CORP) 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SCD243110QCD |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封装： | METRIC, QFP-100 |
| 文件页数： | 131/186页 |
| 文件大小： | 2204K |
| 代理商： | SCD243110QCD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页当前第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页
Advanced Multi-Protocol Communications Controller — CD2431
Datasheet
49
7. The CD2431 optionally interrupts the host, with EOF and EOB in the TISR both set to indicate
that the transmission is complete and there was no chaining.
Example 2
Transmit out of channel 0 and chain three buffers into one frame. The frame is 240 bytes long, and
the maximum buffer size is 100.
1. The host checks the Ntbuf bit in the DMABSTS register for channel 0 to determine which
buffer is next. In this example, Ntbuf is set to ‘1’ indicating that buffer B is used next.
2. The host sets up the buffer data, the starting address (BTBADR), and the buffer byte count
(BTBCNT) for the first ‘link’ of the chain to be transmitted. For this example, BTBCNT is set
to ‘100’.
3. The host sets up the BTBSTS (B Buffer Status) register. The EOF bit is cleared to indicate that
this buffer is the first link in a chain. The 2431own bit is set to give ownership to the CD2431.
By setting 2431own, the host commands the CD2431 to start transmission. Thus, everything
must be ready (starting address, buffer, and data count) prior to setting 2431own.
4. At this point, the host has enough time to transmit 100 bytes to set up the next buffer link. If
the host fails to do this in time, there is a transmitter underrun, and the frame is aborted in
HDLC.
5. The CD2431 starts transmitting buffer B from channel 0. When this is started, the Ntbuf bit is
cleared to ‘0’ to indicate that buffer A is next. This helps the host keep track of which buffer is
next. As transmission progresses, the current buffer pointer, TCBADR, is updated by the
CD2431. During this or prior, the host has readied buffer A. For buffer A, the EOF bit in the
ATBSTS register is cleared by the host, indicating that the buffer is not at the end of the chain.
6. At the end of transmission of this buffer, the CD2431 does not add any CRCs or end of frame
delimiters because there is more data for the current frame.
7. After the CD2431 has completed transmission of the first link out of buffer B, the CD2431 sets
the EOB bit and clears the 2431own bit in the BTBSTS. This notifies the host that the
transmission is complete, and returns ownership of the buffer back to the host.
8. The CD2431 optionally interrupts the host with EOF clear and EOB set in the TISR to indicate
that the transmission is complete and chaining occurred.
9. The ATBSTS register indicates that the CD2431 has ownership of buffer A for transmission of
the next ‘link’. The EOF is cleared so that this link is not the last link in the transmitted chain.
10. The CD2431 continues transmission of the current frame, but now transmission is from buffer
A. This is the second link, which is 100 bytes long. During this time, the host must set up a
new buffer B for the third and final link. The BTBCNT for the last link is set to 40 bytes.
11. After the CD2431 has completed transmission of the second link out of buffer A, it sets the
EOB bit and clears the 2431own bit in the ATBSTS. This notifies the host that the
transmission has completed, and returns ownership of the buffer back to the host. As with the
first link, the CD2431 does not add CRCs or ending frame delimiters to this link.
12. The CD2431 optionally interrupts the host with the EOF bit cleared, and the EOB bit set
(TISR[6:5]) to indicate that the transmission is complete and chaining occurred.
13. By this time, the host has set up a new buffer for buffer B. The EOF bit in the BTBSTS is set
to indicate that this is the last link in the chain.
14. The CD2431 transmits buffer B in the same manner as explained earlier. As before, the
CD2431 transmits the number of bytes indicated in the BTBCNT, which is 40 bytes for the
third segment.
相关PDF资料 |
PDF描述 |
|---|---|
| SCG2500AI-019.44M | 51.84 MHz, OTHER CLOCK GENERATOR, DSO14 |
| SCG4525 | 4000/14000/40000 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), DSO18 |
| SCN2641CC1A28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCN2681TC1A44A | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| SCN68562C2N48 | 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PDIP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCD248110QCD | 功能描述:IC 4CH WAN COMMUN CTRL 100QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| SCD24H | 制造商:ZOWIE 制造商全称:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD24L | 制造商:ZOWIE 制造商全称:Zowie Technology Corporation 功能描述:SURFACE MOUNT LOW VF SCHOTTKY BARRIER RECTIFIER |
| SCD24LH | 制造商:ZOWIE 制造商全称:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD255K851A3L28-A | 制造商:Cornell Dubilier Electronics 功能描述:CAPACITOR PP MODULE, 2.5UF, 850V, Product Range:CORNELL DUBILIER - SCD Series, C 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
发布紧急采购，3分钟左右您将得到回复。