- 您现在的位置：买卖IC网 > PDF目录69341 > SED1225DAB 24 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC171 PDF资料下载
参数资料
| 型号： | SED1225DAB |
| 元件分类： | 显示控制器 |
| 英文描述： | 24 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC171 |
| 封装： | DIE-171 |
| 文件页数： | 20/39页 |
| 文件大小： | 330K |
| 代理商： | SED1225DAB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
EPSON
5–27
SED1225 Series
SED1225
Series
*1 Although the wide operating character range is guaranteed, a quick and excessive voltage variation may not be
guaranteed during access by the MPU. The low-voltage data hold characteristics are valid during Sleep mode. No
access by the MPU is allowed during this time.
*2 D0 to D5, D6 (SCL), D7 (SI), A0, RES, XCS, XWR (E), PS, IF, C86
*3 The resistance if a 0.1-volt voltage is supplied between the SEGn, SEGSn, COMn or COMSn output pin and each
power pin (V1, V2, V3 or V4). It is defined within power voltage (2).
RON = 0.1V/
I
where,
I is current that flows when the 0.1-volt voltage is supplied between the power supply and output.
*4 Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are
operating.
Display character:
*5 Current consumption if always written in “fcyc”. The current consumption during access is roughly proportional to
the access frequency (fcyc).
*6 The “
tR” (reset time) indicates a time period from the rising edge of RES signal to the completion of internal circuit
reset. Therefore, the SED1225 enters the normal operation status after “
tR”.
*7 Defines the minimum pulse width of RES signal. A pulse width greater than “
tRW” must be entered for reset.
VDD
VSS
VDD
VSS
–2.4V
tRES
tRW
tR
RES
All signal timings are based on 20% and 80% of Vss.
*8 The following provides the relationship between the oscillator frequency (fOSC) for built-in circuit driving and the
frame frequency (fFR).
fOSC = 13
× 26 × fFR (3-line display)
= 13
× 18 × fFR (2-line display)
<Reference>
fBLK = (1/128)
× fFR
*9 Enter the waveforms in 40% to 60% duty to use an external clock instead of the built-in oscillator. If no external clock
is entered, fix it to high. (Normal high)
相关PDF资料 |
PDF描述 |
|---|---|
| SED1233D0A | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC193 |
| SED1233 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC131 |
| SED1231 | 23 X 65 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC131 |
| SED1242DGB | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC210 |
| SED1240TXX | 32 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SED1278 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D | 制造商:EPSON 制造商全称:EPSON 功能描述:Dot Matrix LCD Controller Driver |
| SED1278D0A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
发布紧急采购，3分钟左右您将得到回复。