- 您现在的位置：买卖IC网 > PDF目录69341 > SED1225DAB 24 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC171 PDF资料下载
参数资料
| 型号： | SED1225DAB |
| 元件分类： | 显示控制器 |
| 英文描述： | 24 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC171 |
| 封装： | DIE-171 |
| 文件页数： | 37/39页 |
| 文件大小： | 330K |
| 代理商： | SED1225DAB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页
EPSON
5–7
SED1225 Series
SED1225
Series
System Bus Connector Pins
Pin Name
I/O
Descrition
No. of Pins
An 8-bit input data bus to be connected to the standard 8- or 16-bit MPU data bus.
Pins D7 and D6 function as the serial data and clock inputs respectively if PS is
logical low.
D7(SI)
D6(SCL)
I
8
D5 to D0
Open : May be open. However, the potential is recommended to fix to have
better noise-resistance characteristics.
- : May be high or low. However, the potential must be fixed.
Usually, the most significant bit of MPU address bus is connected to identify data
A0
I
or command.
1
0: Indicates D0 to D7 are command.
1: Indicates D0 to D7 are display data.
RES
I
Initializes when RES is set to low. The system is reset at RES signal level.
1
XCS
I
A Chip Select signal. The address bus signal is decoded and entered.
1
This is valid when low.
- When an 80-series MPU is connected
Active low.
The WR signal of 80-series MPU is connected. The data bus signal is fetched
XWR
I
at the rising edge of XWR signal.
1
- When a 68-series MPU is connected
Active high.
Used as an Enable Clock input of 68-series MPU. The data bus signal is
fetched at the falling edge of XWR signal.
A switching pin between serial data input and parallel data input.
PS
I
1
An interface data length select pin during parallel data input.
IF
I
- 8-bit parallel input if IF=high
1
- 4-bit parallel input if IF=low
This pin is connected to VDD or VSS if PS=low.
An MPU interface switch pin.
C86
I
- 68-series MPU interface if C86=high
1
- 80-series MPU interface if C86=low
This pin is connected to VDD or VSS if PS=low.
An external clock input pin.
XCK
I
It must be fixed to high to use the internal oscillator.
1
To use an external clock input, turn the internal oscillator OFF by issuing the
command.
P/S
Chip select
Data/Command
Data
Serial Clock
"H"
XCS
A0
D0 to D7
—
"L"
XCS
A0
SI
SCL
PS
C86
IF
D7
D6
D5
D4
D3 to D0 XCS
A0
XWR
"L"
—
SI
SCL OPEN OPEN OPEN XCS
A0
—
"H"
D7
D6
D5
D4
D3-D0 XCS
A0
E
"H"
"L"
D7
D6
D5
D4
OPEN XCS
A0
E
"H"
"L"
"H"
D7
D6
D5
D4
D3-D0 XCS
A0
XWR
"H"
"L"
D7
D6
D5
D4
OPEN XCS
A0
XWR
相关PDF资料 |
PDF描述 |
|---|---|
| SED1233D0A | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC193 |
| SED1233 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC131 |
| SED1231 | 23 X 65 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC131 |
| SED1242DGB | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC210 |
| SED1240TXX | 32 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SED1278 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D | 制造商:EPSON 制造商全称:EPSON 功能描述:Dot Matrix LCD Controller Driver |
| SED1278D0A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
发布紧急采购，3分钟左右您将得到回复。