- 您现在的位置：买卖IC网 > PDF目录9967 > SI5110-H-BL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 99-PBGA PDF资料下载
参数资料
| 型号： | SI5110-H-BL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 18/36页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 99-PBGA |
| 标准包装： | 168 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 99-LBGA |
| 供应商设备封装： | 99-BGA（11x11） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si5110
Rev. 1.5
25
17. Pin Descriptions: Si5110
Pin
Number(s)
Name
I/O
Signal Level
Description
H3
H6
BWSEL1
BWSEL0
I
LVTTL
Transmit DSPLL Bandwidth Select.
The inputs select loop bandwidth of the Transmit
Clock Multiplier DSPLL as listed in Table 6.
Note: Both inputs have an internal pulldown.
H7
DLBK
I
LVTTL
Diagnostic Loopback.
When this input is low, the transmit clock and data are
looped back for output on RXDOUT, RXCLK1 and
RXCLK2. This pin should be held high for normal
operation.
Note: This input has an internal pullup.
J5
FIFOERR
O
LVTTL
FIFO Error.
This output is asserted (driven low) when a FIFO over-
flow/underflow has occurred. This output is low until
reset by asserting FIFORST.
H5
FIFORST
I
LVTTL
FIFO RESET.
When this input is low, the read/write FIFO pointers
are reset to their initial state.
Note: This input has an internal pullup.
B2, C2, D1,
E2, E7–9,
F2, F7–9,
G1, H2, J2,
K1
GND
Supply Ground.
Connect to system GND. Ensure a very low
impedance path for optimal performance.
H8
LLBK
I
LVTTL
Line Loopback.
When this input is low, the recovered clock and data
are looped back for output on TXDOUT, and TXCLK-
OUT. Set this pin high for normal operation.
Note: This input has an internal pullup.
D2
LOS
O
LVTTL
Loss-of-Signal.
This output is asserted (driven low) when the peak-to-
peak signal amplitude on RXDIN is below the thresh-
old set via LOSLVL.
B3
LOSLVL
I
LOS Threshold Level.
Applying an analog voltage to this pin allows adjust-
ment of the Threshold used to declare LOS. Tieing
this input to VREF disables LOS detection and forces
the LOS output high.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11642EEG+T | IC ADC 8BIT 8CH 24QSOP |
| IDT723636L15PF8 | IC FIFO SYNC 512X36X2 128QFP |
| MS27473E20A41SB | CONN PLUG 41POS STRAIGHT W/SCKT |
| MS27472T10A13PA | CONN RCPT 13POS WALL MT W/PINS |
| SI5110-H-GL | IC TXRX SONET/SDH LP HS 99LFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si5110-H-GL | 功能描述:电信线路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI5110-H-XL4 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI5110-H-ZL3 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI511BBA200M000BAGR | 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ) |
| SI51210 | 制造商:SILABS 制造商全称:SILABS 功能描述:TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR |
发布紧急采购，3分钟左右您将得到回复。