- 您现在的位置：买卖IC网 > PDF目录98080 > SI5334B-A00122-GM (SILICON LABORATORIES) PLL BASED CLOCK DRIVER, QCC24 PDF资料下载
参数资料
| 型号： | SI5334B-A00122-GM |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, QCC24 |
| 封装： | 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24 |
| 文件页数： | 3/34页 |
| 文件大小： | 233K |
| 代理商： | SI5334B-A00122-GM |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Si5334
Preliminary Rev. 0.16
11
PCI Express 3.0
Random Jitter
(12kHz—20MHz)3
JPCIERJ2
CLKIN = 25 MHz
All CLKn at 100 MHz
Spread Spectrum not
enabled4
—
0.7
1
ps RMS
PCI Express 3.0
Period Jitter
CLKIN = 25 MHz
All CLKn at 100 MHz
Spread Spectrum not
enabled4
—8
15
ps pk-pk
PCI Express 3.0
Cycle-Cycle Jitter
CLKIN = 25 MHz
All CLKn at 100 MHz
Spread Spectrum not
enabled4
—
13
30
ps pk-pk
Period Jitter
JPER
N = 10,000 cycles5
—
10
30
ps pk-pk
Cycle-Cycle Jitter
JCC
N = 10,000 cycles
Output MultiSynth
operated in integer or
fractional mode5
—
9
29
ps pk6
Random Jitter
(12kHz–20MHz)
RJ
Output and feedback
MultiSynth in integer or
fractional mode5
—
0.7
1.5
ps RMS
Deterministic Jitter
DJ
Output MultiSynth
operated in fractional
mode5
—3
15
ps pk-pk
Output MultiSynth
operated in integer
mode5
—2
10
ps pk-pk
Total Jitter
(12kHz–20MHz)
TJ =DJ+14xRJ
(See Note 7)
Output MultiSynth
operated in fractional
mode5
—
13
36
ps pk-pk
Output MultiSynth
operated in integer
mode5
—
12
20
ps pk-pk
Table 12. Jitter Specifications1,2 (Continued)
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Notes:
1. All jitter measurements apply for LVDS/HCSL/LVPECL output format with a low noise differential input clock and are
made with an Agilent 90804 oscilloscope. All RJ measurements use RJ/DJ separation.
2. For best jitter performance, keep the single ended clock input slew rates at Pins 3 and 4 more than 1.0 V/ns and the
differential clock input slew rates more than 0.3 V/ns.
3. DJ for PCI and GBE is < 5 ps pp
4. Output MultiSynth in Integer mode.
5. Input frequency to the Phase Detector between 25 and 40 MHz and any output frequency > 5MHz.
6. Measured in accordance with JEDEC standard 65.
7. Rj is multiplied by 14; estimate the pp jitter from Rj over 212 rising edges.
相关PDF资料 |
PDF描述 |
|---|---|
| SI5334C-A00129-GMR | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334C-A00153-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334C-A00160-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334A-A00102-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334B-A00123-GM | PLL BASED CLOCK DRIVER, QCC24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5334B-A00122-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5334B-A00154-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Rail/Tube |
| SI5334B-A00154-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5334B-A00156-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Rail/Tube |
| SI5334B-A00156-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。