- 您现在的位置：买卖IC网 > PDF目录98080 > SI5334B-A00122-GM (SILICON LABORATORIES) PLL BASED CLOCK DRIVER, QCC24 PDF资料下载
参数资料
| 型号： | SI5334B-A00122-GM |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, QCC24 |
| 封装： | 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24 |
| 文件页数： | 31/34页 |
| 文件大小： | 233K |
| 代理商： | SI5334B-A00122-GM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页
Si5334
6
Preliminary Rev. 0.16
MultiSynth Frequency
Synthesis Resolution
fRES
Output frequency < Fvco/8
0
1
ppb
CLKIN Loss of Signal Assert
Time
tLOS
—2.6
5
s
CLKIN Loss of Signal De-assert
Time
tLOS_b
0.01
0.2
1
s
PLL Loss of Lock Detect Time
tLOL
—5
10
ms
POR to Output Clock Valid
tRDY
——
2
ms
Input-to-Output Propagation
Delay
tPROP
Buffer Mode
(PLL Bypass)
—2.5
—
ns
Output-Output Skew
tDSKEW
Rn divider = 11
——
100
ps
Programmable Initial
Phase Offset
POFFSET
–45
—
+45
ns
Phase Increment/Decrement
Accuracy
PSTEP
——
20
ps
Phase Increment/Decrement
Range
PRANGE
–45
—
+45
ns
Frequency range for phase
increment/decrement
fPRANGE
—
MHz
Phase Increment/Decrement
Update Rate
PUPDATE
Pin control
—
1500
kHz
Frequency Increment/
Decrement Step Size
fSTEP
R divider not used3
1
—
See
Note 2
ppm
Frequency Increment/
Decrement Range
fRANGE
R divider not used3
—
MHz
Frequency Increment/
Decrement Update Rate
fUPDATE
Pin control2,3
—
1500
kHz
Spread Spectrum PP
Frequency Deviation
SSDEV
Clock frequency of 100 MHz4
—–0.5
—
%
Spread Spectrum Modulation
Rate
SSDEV
Clock frequency of 100 MHz
30
—
33
kHz
Table 5. Performance Characteristics (Continued)
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Notes:
1. Outputs at integer-related frequencies and using the same driver format.
2. Keep MultiSynth output frequency between 5 MHz to Fvco/8.
3. Only MultiSynth0 can have frequency inc/dec but MultiSynth0 can be routed to any output.
4. Spread spectrum is only available on clock outputs that are at 100 MHz and have the Rn divider set to 1.
相关PDF资料 |
PDF描述 |
|---|---|
| SI5334C-A00129-GMR | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334C-A00153-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334C-A00160-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334A-A00102-GM | PLL BASED CLOCK DRIVER, QCC24 |
| SI5334B-A00123-GM | PLL BASED CLOCK DRIVER, QCC24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5334B-A00122-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5334B-A00154-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Rail/Tube |
| SI5334B-A00154-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5334B-A00156-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Rail/Tube |
| SI5334B-A00156-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。