- 您现在的位置：买卖IC网 > PDF目录8973 > SI5338H-A-GM (Silicon Laboratories Inc)IC CLK GEN I2C BUS PROG 24QFN PDF资料下载
参数资料
| 型号： | SI5338H-A-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 9/44页 |
| 文件大小： | 0K |
| 描述： | IC CLK GEN I2C BUS PROG 24QFN |
| 标准包装： | 490 |
| 系列： | MultiSynth™ |
| 类型： | * |
| PLL： | 是 |
| 输入： | CML，HCSL，HSCL，LVDS，LVPECL，晶体 |
| 输出： | CMOS，HCSL. HSTL. LVDS. LVPECL. SSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:4 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 350MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 1.71 V ~ 3.63 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（4x4） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Si5338
Rev. 1.3
17
3. Functional Description
Figure 1. Si5338 Block Diagram
3.1. Overview
The Si5338 is a high-performance, low-jitter clock
generator capable of synthesizing four independent
user-programmable clock frequencies up to 350 MHz
and select frequencies up to 710 MHz. The device
supports free-run operation using an external crystal, or
it can lock to an external clock for generating
synchronous clocks. The output drivers support four
differential clocks or eight single-ended clocks or a
combination of both. The output drivers are configurable
to support common signal formats, such as LVPECL,
LVDS, HCSL, CMOS, HSTL, and SSTL. Separate
output supply pins allow supply voltages of 3.3, 2.5, 1.8,
and 1.5 V to support the multi-format output driver. The
core voltage supply accepts 3.3, 2.5, or 1.8 V and is
independent from the output supplies.
Using its two-stage synthesis architecture and patented
high-resolution MultiSynth technology, the Si5338 can
generate four independent frequencies from a single
input frequency. In addition to clock generation, the
inputs can bypass the synthesis stage enabling the
Si5338 to be used as a high-performance clock buffer or
a combination of a buffer and generator.
For applications that need fine frequency adjustments,
such as clock margining, each of the synthesized
frequencies can be incremented or decremented in
user-defined steps as low as 1 ppm per step.
Output-to-output phase delays are also adjustable in
user-defined
steps
with
an
error
of
<20 ps
to
compensate for PCB trace delays or for fine tuning of
setup and hold margins.
A zero-delay mode is also available to help minimize
input-to-output delay. Spread spectrum is available on
each of the clock outputs for EMI-sensitive applications,
such as PCI Express.
Configuration and control of the Si5338 is mainly
handled
through
the
I2C/SMBus
interface.
Some
features, such as output enable and frequency or phase
adjustments, can optionally be pin controlled. The
device has a maskable interrupt pin that can be
monitored for loss of lock or loss of input signal
conditions.
The device also provides the option of storing a user-
definable clock configuration in its non-volatile memory
(NVM), which becomes the default clock configuration
at power-up.
3.1.1. ClockBuilder Desktop Software
To simplify device configuration, Silicon Labs provides
ClockBuilder Desktop software, which can operate
stand alone or in conjunction with the Si5338 EVB.
When the software is connected to an Si5338 EVB it will
control both the supply voltages to the Si5338 as well as
the entire clock path within the Si5338. Clockbuilder
Desktop can also measure the current delivered by the
EVB regulators to each supply voltage of the Si5338. A
Si5338 configuration can be written to a text file to be
used by any system to configure the Si5338 via I2C.
ClockBuilder
Desktop
can
be
downloaded
from
www.silabs.com/ClockBuilder and runs on Windows XP,
Windows Vista, and Windows 7.
Phase
Frequency
Detector
Loop
Filter
VCO
CLK0A
÷P2
VDDO1
VDDO2
VDDO3
VDDO0
MultiSynth
÷M0
I2C_LSB/PDEC/FDEC
OEB/PINC/FINC
CLK0B
CLK1A
CLK1B
CLK2A
CLK2B
CLK3A
CLK3B
÷P1
IN3
IN2
IN1
÷R1
MultiSynth
÷M1
MultiSynth
÷M2
MultiSynth
÷M3
IN6
IN4
IN5
Osc
MultiSynth
÷N
Control
NVM
(OTP)
÷R0
÷R2
÷R3
Input
Stage
Synthesis
Stage 1
(PLL)
Synthesis
Stage 2
Output
Stage
CLKIN
Control & Memory
SCL
SDA
INTR
VDD
ref
fb
RAM
FDBK
相关PDF资料 |
PDF描述 |
|---|---|
| MS3454W14S-9S | CONN RCPT 2POS JAM NUT W/SCKT |
| SI5338E-A-GM | IC CLK GEN I2C BUS PROG 24QFN |
| JN1KS10PL2 | CONN RCPT 10POS W/O PIN WALL MT |
| MS27468E17A55S | CONN RCPT 55POS JAM NUT W/SCKT |
| VE-JTY-MZ-F1 | CONVERTER MOD DC/DC 3.3V 16.5W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5338H-A-GMR | 功能描述:时钟发生器及支持产品 I2C-Program Clk Gen 0.16-350MHz inc/dec RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5338H-B00191-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5338H-B00300-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338H-B00300-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5338H-B00385-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
发布紧急采购，3分钟左右您将得到回复。