- 您现在的位置：买卖IC网 > PDF目录297406 > SL811HS-JCT (CYPRESS SEMICONDUCTOR CORP) UNIVERSAL SERIAL BUS CONTROLLER, PQCC28 PDF资料下载
参数资料
| 型号： | SL811HS-JCT |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC28 |
| 封装： | LEAD FREE, PLASTIC, LCC-28 |
| 文件页数： | 5/32页 |
| 文件大小： | 854K |
| 代理商： | SL811HS-JCT |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
SL811HS
Document 38-08008 Rev. *D
Page 13 of 32
Endpoint Control Registers
Endpoint n Control Register [Address a = (EP# * 10h), b = (EP# * 10h)+8]. Each endpoint set has a Control register defined
as follows:
Endpoint Base Address [Address a = (EP# * 10h)+1, b = (EP# * 10h)+9]]. Pointer to memory buffer location for USB reads
and writes.
Endpoint Base Length [Address a = (EP# * 10h)+2, b = (EP# * 10h)+A]. The Endpoint Base Length is the maximum packet
size for IN/OUT transfers with the host. Essentially, this designates the largest packet size that is received by the SL811HS with
an OUT transfer, or it designates the size of the data packet sent to the host for IN transfers.
Table 22. Endpoint Control Register [Address EP0a/b:00h/08h, EP1a/b:10h/18h, EP2a/b:20h/28h, EP3a/b:30h/38h]
7
6
5
4
3
2
1
0
Reserved
Sequence
Send STALL
ISO
Next Data Set
Direction
Enable
Arm
Bit Position
Bit Name
Function
7
Reserved
6
Sequence
Sequence bit. '0' if DATA0, '1' if DATA1.
5
Send STALL
When set to ‘1’, sends Stall in response to next request on this endpoint.
4
ISO
When set to '1', allows Isochronous mode for this endpoint.
3
Next Data Set
'0' if next data set is ‘A’, '1' if next data set is 'B'.
2
Direction
When Direction = '1', transmit to Host (IN). When Direction = '0', receive from Host (OUT).
1
Enable
When Enable = '1', allows transfers for this endpoint. When set to ‘0’, USB transactions are
ignored. If Enable = '1' and Arm = '0', the endpoint returns NAKs to USB transmissions.
0
Arm
Allows enabled transfers when set =’1’. Clears to '0' when transfer is complete.
Table 23. Endpoint Base Address Reg [Address; EP0a/b:01h/09h, EP1a/b:11h/19h, EP2a/b:21h/29h, EP3a/b:31h/39h]
7
6
5
4
3
2
1
0
EPxADD7
EPxADD6
EPxADD5
EPxADD4
EPxADD3
EPxADD2
EPxADD1
EPxADD0
Table 24. Endpoint Base Length Reg [Address EP0a/b:02h/0Ah, EP1a/b:12h/1Ah, EP2a/b:22h/2Ah, EP3a/b:32h/3Ah]
7
6
5
4
3
2
1
0
EPxLEN7
EPxLEN6
EPxLEN5
EPxLEN4
EPxLEN3
EPxLEN2
EPxLEN1
EPxLEN0
相关PDF资料 |
PDF描述 |
|---|---|
| SL811HS | SL811HS Embedded USB Host/Slave Controller(SL811HS嵌入式USB主/从控制器) |
| SLA0201 | 600 V, SCR |
| SLA24C01-D-3/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLA24C01-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C01-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SL811HST | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Embedded USB Host/Slave Controller |
| SL811HST-1.5 | 制造商:Cypress Semiconductor 功能描述:BUS Controller Circuit, 48 Pin, QFP |
| SL811HST-AC | 功能描述:IC USB HOST/SLAVE CTRLR 48LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器 - 特定应用 系列:- 产品变化通告:Product Discontinuation 26/Aug/2009 标准包装:250 系列:- 应用:网络处理器 核心处理器:4Kc 程序存储器类型:- 控制器系列:- RAM 容量:16K x 8 接口:以太网，UART，USB 输入/输出数:- 电源电压:1.8V, 3.3V 工作温度:- 安装类型:表面贴装 封装/外壳:208-LQFP 包装:带卷 (TR) 供应商设备封装:PG-LQFP-208 其它名称:SP000314382 |
| SL811HST-AXC | 功能描述:USB 接口集成电路 256B HOST COM RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| SL811HST-AXC | 制造商:Cypress Semiconductor 功能描述:IC USB HOST CONTROLLER 48MHZ 制造商:Cypress Semiconductor 功能描述:IC, USB HOST CONTROLLER, 48MHZ 制造商:Cypress Semiconductor 功能描述:IC, USB HOST CONTROLLER, 48MHZ; No. of I/O's:8; Digital IC Case Style:TQFP; No. of Pins:48; RAM Memory Size:256KB; CPU Speed:48MHz; Peripherals:DMA; Embedded Interface Type:USB; Operating Temperature Min:0C; Operating Temperature |
发布紧急采购，3分钟左右您将得到回复。