SPC560P50x, SPC560P44x
–
100-pin package: 51 general-purpose pins supporting input/output operations plus
16 general-purpose pins supporting input operations (67 in total). Out of these 67
pins, 25 have external interrupt capability.
●
NDI - Nexus development interface per IEEE-ISTO 5001-2003 standard Class 2+
●
IEEE 1149.7 class 4 (narrow pin interface) to allow optimized device I/O count
–
Backward compatible to JTAG (IEEE 1149.1)
●
JTAG (IEEE 1149.1) 4 pin interface
●
VREG - Voltage regulator for regulation into 3.3V input down to 1.2V nominal core logic
level with external transistor
●
Embedded junction temperature sensor
3.3
Feature details
3.3.1
High performance e200z0 core processor
The e200z0 Power ArchitectureTM core provides the following features:
●
High performance e200z0 core processor for managing peripherals and interrupts
●
Single issue 4-stage pipeline in-order execution 32-bit Power ArchitectureTM CPU
●
Harvard architecture
●
Variable length encoding (VLE), allowing mixed 16-bit and 32-bit instructions
–
Results in smaller code size footprint
–
Minimizes impact on performance
●
Branch processing acceleration using lookahead instruction buffer
●
Load/store unit
–
1-cycle load latency
–
Misaligned access support
–
No load-to-use pipeline bubbles
●
Thirty-two 32-bit general purpose registers (GPRs)
●
Separate instruction bus and load/store bus Harvard architecture
●
Hardware vectored interrupt support
●
Reservation instructions for implementing read-modify-write constructs
●
Long cycle time instructions, except for guarded loads, do not increase interrupt latency
●
Extensive system development support through Nexus debug port
●
Non maskable Interrupt support
3.3.2
Crossbar switch (XBAR)
The XBAR multi-port crossbar switch supports simultaneous connections between 4 master
ports and 3 slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data
bus width.
The crossbar allows for two concurrent transactions to occur from any master port to any
slave port; but one of those transfers must be an instruction fetch from internal flash
memory. If a slave port is simultaneously requested by more than one master port,
arbitration logic will select the higher priority master and grant it ownership of the slave port.
All other masters requesting that slave port will be stalled until the higher priority master