参数资料
型号: SSD1815T2R
厂商: Electronic Theatre Controls, Inc.
英文描述: SEMICONDUCTOR TECHNICAL DATA
中文描述: 半导体技术数据
文件页数: 7/35页
文件大小: 856K
代理商: SSD1815T2R
S OLOMON
SSD1815
7
REV 1.5
03/2000
V
F
This pin is the input of the built-in voltage regulator. When exter-
nal resistor network is selected to generate the LCD driving level,
V
L6
, two external resistors, R
1
and R
2
, are connected between V
DD
and V
F
, and V
F
and V
L6
, respectively (see application circuit).
M/S
This pin is the master/slave mode selection input. When this pin
is pulled high, master mode is selected, which CL, M, MSTAT and
DOF signals will be output for slave devices. When this pin is
pulled low, slave mode is selected, which CL, M, DOF are required
to be input from master device and MSTAT is high impedance.
CLS
This pin is the internal clock enable pin. When this pin is pulled
high, internal clock is enabled. The internal clock will be disabled
when it is pulled low, an external clock source should be input to
CL pin.
C68/80
This pin is microprocessor interface selection input. When the
pin is pulled high, 6800 series interface is selected and when the
pin is pulled low, 8080 series MCU interface is selected.
P/S
This pin is serial/parallel interface selection input. When this pin
is pulled high, parallel mode is selected. When it is pulled low,
serial interface will be selected. Read back operation is only avail-
able in parallel mode.
HPM
This pin is the control input of High Power Current Mode. The
function of this pin is only enabled for High Power model which
required special ordering.
For normal models, High Power Mode is disabled and the LCD
driving characteristics are the same no matter this pin is pulled
High or Low.
Note: This pin must be pulled to either High or Low. Leaving this
pin floating is prohibited.
IRS
This is the input pin to enable the internal resistors network for
the voltage regulator. When this pin is pulled high the internal resis-
tors will be enalbed, and when it is low, the external resistors, R
1
and R
2
, should be connected to V
DD
and V
F
, and V
F
and V
L6
,
respectively (see application circuits).
ROW0 - ROW63
These pins provide the row driving signal COM0 - COM63 to the
LCD panel. See Table.1 about the COM signal mapping in different
multiplex ratio N.
SEG0 - SEG131
These pins provide the LCD column driving signals. Their output
voltage level is V
DD
during sleep mode and standby mode.
ICONS
There are two ICONS pins (pin12 and 136) on the chip. Both
pins output exactly the same signal. The reason for duplicating the
pin is to enhance the flexibility of the LCD layout.
NC
These are the No Connection pins. Nothing should be con-
nected to these pins, nor they are connected together. These pins
should be left open individually.
相关PDF资料
PDF描述
SSD1815T3R SEMICONDUCTOR TECHNICAL DATA
SSD1815TR SEMICONDUCTOR TECHNICAL DATA
SSD1815Z SEMICONDUCTOR TECHNICAL DATA
SSD1818A LCD Segment / Common Driver with Controller
SSD1818ATR1 LCD Segment / Common Driver with Controller
相关代理商/技术参数
参数描述
SSD1815T3R 制造商:未知厂家 制造商全称:未知厂家 功能描述:SEMICONDUCTOR TECHNICAL DATA
SSD1815TR 制造商:未知厂家 制造商全称:未知厂家 功能描述:SEMICONDUCTOR TECHNICAL DATA
SSD1815Z 制造商:未知厂家 制造商全称:未知厂家 功能描述:SEMICONDUCTOR TECHNICAL DATA
SSD1818 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD Segment / Common Driver with Controller
SSD1818A 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD Segment / Common Driver with Controller