参数资料
型号: SST85LD1004M-60-4C-LBTE
厂商: SILICON STORAGE TECHNOLOGY INC
元件分类: 存储控制器/管理单元
英文描述: IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
封装: 12 X 24 MM, ROHS COMPLIANT, MO-210, LBGA-91
文件页数: 8/12页
文件大小: 212K
代理商: SST85LD1004M-60-4C-LBTE
5
Fact Sheet
1 GByte / 2 GByte / 4 GByte NANDrive
SST85LD1001K / SST85LD1002L / SST85LD1004M
2008 Silicon Storage Technology, Inc.
S71319(01)-02-000
6/08
TABLE
3-1: Pin Assignments (1 of 2)
Symbol
Pin No.
Pin
Type
I/O
Type
Name and Functions
91-LBGA
Host Side Interface
A2
K8
I
I1Z
A[2:0] are used to select one of eight registers in the Task File.
A1
K3
A0
L2
D15
H8
I/O
I1Z/O2 D[15:0] Data bus
D14
G9
D13
G8
D12
H7
D11
F9
D10
F8
D9
E8
D8
F7
D7
F4
D6
H4
D5
E3
D4
H3
D3
F3
D2
G3
D1
F2
D0
G2
DMACK
K2
I
I2U
DMA Acknowledge - input from host
DMARQ
J3
O
O1
DMA Request to host
CS1FX#
L3
II2Z
CS1FX# is the chip select for the task file registers
CS3FX#
L8
CS3FX# is used to select the alternate status register and the Device Control register.
CSEL
L9
I
I1U
This internally pulled-up signal is used to configure this device as a Master or a Slave.
When this pin is grounded, this device is configured as a Master. When the pin is open,
this device is configured as a Slave. The pin setting should remain the same from
Power-on to Power-down.
IORD#
H2
I
I2Z
IORD#: This is an I/O Read Strobe generated by the host. When
Ultra DMA mode is not active, this signal gates I/O data from the
device.
HDMARDY#
HDMARDY#: In Ultra DMA mode when DMA Read is active, this signal is asserted by
the host to indicate that the host is ready to receive Ultra DMA data-in bursts. The host
may negate HDMARDY# to pause an Ultra DMA transfer.
HSTROBE
HSTROBE: When DMA Write is active, this signal is the data-out strobe generated by
the host. Both the rising and falling edges of HSTROBE cause data to be latched by the
device. The host may stop generating HSTROBE edges to pause an Ultra DMA data-
out burst.
IOWR#
H9
I
I2Z
This is an I/O Write Strobe generated by the host. When Ultra
DMA mode is not active, this signal is used to clock I/O data into
the device.
STOP
When Ultra DMA mode protocol is active, the assertion of this signal causes the termi-
nation of the Ultra DMA burst
相关PDF资料
PDF描述
SST85LD1001K-60-4C-LBTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
SST85LD1002L-60-4C-LBTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
SST89C58RC-40-I-QIF 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC40
SST89E54RD2A-40-C-NJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
SST89E58RD2-40-C-PIE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40
相关代理商/技术参数
参数描述
SST85LD1004M-60-PC-LBTE 功能描述:闪存 4GB NAND 60ns 3.3V Commercial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
SST85LD1004T-60-RI-LBTE 功能描述:闪存 4GB NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
SST85LD1004T-60-RI-LCTE 功能描述:闪存 4G NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
SST85LD1004T-60-RI-LCTE-TM023 功能描述:闪存 4G NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
SST85LD1004U-60-5I-LBTE 功能描述:闪存 4G NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel