- 您现在的位置：买卖IC网 > PDF目录69345 > SST89E54RD2A-40-C-NJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | SST89E54RD2A-40-C-NJE |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | ROHS COMPLIANT, PLASTIC, MS-018AC, LCC-44 |
| 文件页数： | 31/78页 |
| 文件大小： | 1671K |
| 代理商： | SST89E54RD2A-40-C-NJE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
Data Sheet
FlashFlex MCU
SST89E54RD2A/RDA / SST89E58RD2A/RDA
37
2008 Silicon Storage Technology, Inc.
S71339-02-000
02/08
4.2.4.1 Chip-Erase
The Chip-Erase command erases all bytes in both memory
blocks. This command is only allowed when EA#=0 (exter-
nal memory execution). Additionally this command is not
permitted when the device is in level 4 locking. In all other
instances, this command ignores the Security Lock status
and will erase the security lock bits and re-map bits.
FIGURE
4-1: Chip-Erase
4.2.4.2 Block-Erase
The Block-Erase command erases all bytes in one of the
two memory blocks (Block 0 or Block 1). The selection of
the memory block to be erased is determined by the
(SFAH[7]) of the SuperFlash Address Register. For
SST89E5xRD2A/RDA, if SFAH[7] = 0b, the primary flash
memory Block 0 is selected. If SFAH[7:4] = EH, the sec-
ondary flash memory Block 1 is selected. The Block-Erase
command sequence for SST89E5xRD2A/RDA is as fol-
lows:
FIGURE
4-2: Block-Erase
4.2.4.3 Sector-Erase
The Sector-Erase command erases all of the bytes in a
sector. The sector size for the flash memory blocks is 128
Bytes. The selection of the sector to be erased is deter-
mined by the contents of SFAH and SFAL.
FIGURE
4-3: Sector-Erase
Set-Up
MOV SFDT, #55H
Interrupt scheme
MOV SFCM, #81H
Polling scheme
MOV SFCM, #01H
INT1 interrupt
indicates completion
SFST[2] indicates
operation completion
IAP Enable
ORL SFCF, #40H
1339 F08.0
Set-Up
MOV SFDT, #55H
IAP Enable
ORL SFCF, #40H
OR
Interrupt scheme
MOV SFCM, #8DH
Polling scheme
MOV SFCM, #0DH
Erase Block 1
MOV SFAH, #F0H
Erase Block 0
MOV SFAH, #00H
INT1 interrupt
indicates completion
SFST[2] indicates
operation completion
1339 F09.0
Program sector address
MOV SFAH, #sector_addressH
MOV SFAL, #sector_addressL
Interrupt scheme
MOV SFCM, #8BH
Polling scheme
MOV SFCM, #0BH
INT1 interrupt
indicates completion
SFST[2] indicates
operation completion
1339 F10.0
IAP Enable
ORL SFCF, #40H
相关PDF资料 |
PDF描述 |
|---|---|
| SST89E58RD2-40-C-PIE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40 |
| SST89V516RD2-33-I-PIE | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 |
| SST89V54RD2-33-C-PIE | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 |
| SST89E516RD2-40-C-PIE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40 |
| ST16C1450CJ28-F | 1 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST89E54RD2A-40-C-NJE-ZZ131 | 制造商:Microchip Technology Inc 功能描述:4.5 TO 5.5V FLASHFLEX 8-BIT 8051 MICROCONTROLLER - Rail/Tube |
| SST89E54RD2A-40-C-TQJE | 功能描述:8位微控制器 -MCU 8-Bit 16K+8K Flash 40MHz 3/16-Bit Timer RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| SST89E54RD2A-40-C-TQJE-T | 功能描述:8位微控制器 -MCU 4.5-5.5V FL Flex 8B 8051 Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| SST89E54RD2RD | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89E54RD2-RD | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
发布紧急采购，3分钟左右您将得到回复。