- 您现在的位置：买卖IC网 > PDF目录98143 > SSTUG32865ET/S (NXP SEMICONDUCTORS) SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 PDF资料下载
参数资料
| 型号： | SSTUG32865ET/S |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 锁存器 |
| 英文描述： | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 |
| 封装： | 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160 |
| 文件页数： | 26/28页 |
| 文件大小： | 154K |
| 代理商： | SSTUG32865ET/S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页
SSTUG32865_1
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 01 — 16 August 2007
7 of 28
NXP Semiconductors
SSTUG32865
1.8 V DDR2-1G registered buffer with parity
[1]
If application does not require DCS2 and DCS3, it is allowed to connect H4 and K4 to VDD.
Program inputs
CSGATEEN
H1
1.8 V
LVCMOS
with weak
pull-up
Chip Select Gate Enable. When HIGH, the D0 to D21
inputs will be latched only when at least one Chip Select
input is LOW during the rising edge of the clock. When
LOW, the D0 to D21 inputs will be latched and redriven
on every rising edge of the clock.
SELDR
A2
LVCMOS
input
Selects output drive strength: ‘HIGH’ for normal drive,
‘LOW’ for high drive. This pin will default HIGH if left
open-circuit (built-in weak pull-up resistor).
Clock inputs
CK, CK
J1, K1
SSTL_18
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the
positive clock input (CK).
Miscellaneous inputs
MCL
U3, V2, V3
Must be connected to a logic LOW.
MCH
U5, V5
Must be connected to a logic HIGH.
RESET
L1
1.8 V
LVCMOS
with weak
pull-up
Asynchronous reset input. When LOW, it causes a reset
of the internal latches, thereby forcing the outputs LOW.
RESET also resets the PTYERR signal.
VREF
A1, V1
0.9 V
nominal
Input reference voltage for the SSTL_18 inputs. Two pins
(internally tied together) are used for increased reliability.
VDDL
D4, E4, E6, F4, G4, K5, N4,
N5, P5, P6, R5, R6
Power supply voltage.
VDDR
E7, F8, F9, G8, G9, J8, J9,
L8, L9, N8, N9, P7, P8
Power supply voltage.
GND
D5, D8, D9, E5, E8, E9, F5,
G5, H5, H8, H9, J4, J5, K8,
K9, L4, L5, M4, M5, M8, M9,
P4, P9, R4, R7, R8, R9
Ground.
n.c.
A4, A5, B3, B4, B5, D6, D7,
V4
Ball present but not connected to die.
Table 3.
Pin description …continued
Symbol
Pin
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| SSTUG32868ET/G | 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA176 |
| SSTUP32866EC/S | 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
| SSTV16857EC | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56 |
| SSTV16859DGG,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| SSTV16859BS,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SSTUG32866 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer |
| SSTUG32866EC/G | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer |
| SSTUG32866EC/G,518 | 功能描述:寄存器 1.8V REG RoHS:否 制造商:NXP Semiconductors 逻辑类型:CMOS 逻辑系列:HC 电路数量:1 最大时钟频率:36 MHz 传播延迟时间: 高电平输出电流:- 7.8 mA 低电平输出电流:7.8 mA 电源电压-最大:6 V 最大工作温度:+ 125 C 封装 / 箱体:SOT-38 封装:Tube |
| SSTUG32866EC/G-T | 功能描述:寄存器 1.8V REG BUF/PARITY-DDR2-1G RoHS:否 制造商:NXP Semiconductors 逻辑类型:CMOS 逻辑系列:HC 电路数量:1 最大时钟频率:36 MHz 传播延迟时间: 高电平输出电流:- 7.8 mA 低电平输出电流:7.8 mA 电源电压-最大:6 V 最大工作温度:+ 125 C 封装 / 箱体:SOT-38 封装:Tube |
| SSTUG32866EC/S | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer |
发布紧急采购，3分钟左右您将得到回复。