参数资料
型号: SSTUG32865ET/S
厂商: NXP SEMICONDUCTORS
元件分类: 锁存器
英文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
封装: 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160
文件页数: 5/28页
文件大小: 154K
代理商: SSTUG32865ET/S
SSTUG32865_1
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 01 — 16 August 2007
13 of 28
NXP Semiconductors
SSTUG32865
1.8 V DDR2-1G registered buffer with parity
(1) After RESET is switched from HIGH to LOW, all data and clock input signals must be set and held at valid logic levels (not
oating) for a minimum time of tINACT(max).
Fig 6.
RESET switches from HIGH to LOW
CK (1)
DCSn
RESET
tINACT
tPHL
RESET to Q
PARIN (1)
tPLH
RESET to PTYERR
PTYERR
HIGH, LOW, or Don't care
HIGH or LOW
CK (1)
Dn (1)
Qn
002aaa985
相关PDF资料
PDF描述
SSTUG32868ET/G 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA176
SSTUP32866EC/S 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTV16857EC POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56
SSTV16859DGG,118 SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64
SSTV16859BS,118 SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56
相关代理商/技术参数
参数描述
SSTUG32866 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer
SSTUG32866EC/G 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer
SSTUG32866EC/G,518 功能描述:寄存器 1.8V REG RoHS:否 制造商:NXP Semiconductors 逻辑类型:CMOS 逻辑系列:HC 电路数量:1 最大时钟频率:36 MHz 传播延迟时间: 高电平输出电流:- 7.8 mA 低电平输出电流:7.8 mA 电源电压-最大:6 V 最大工作温度:+ 125 C 封装 / 箱体:SOT-38 封装:Tube
SSTUG32866EC/G-T 功能描述:寄存器 1.8V REG BUF/PARITY-DDR2-1G RoHS:否 制造商:NXP Semiconductors 逻辑类型:CMOS 逻辑系列:HC 电路数量:1 最大时钟频率:36 MHz 传播延迟时间: 高电平输出电流:- 7.8 mA 低电平输出电流:7.8 mA 电源电压-最大:6 V 最大工作温度:+ 125 C 封装 / 箱体:SOT-38 封装:Tube
SSTUG32866EC/S 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer