参数资料
型号: ST16C554DCJ68-F
厂商: Exar Corporation
文件页数: 4/39页
文件大小: 0K
描述: IC UART FIFO 16B QUAD 68PLCC
标准包装: 19
特点: *
通道数: 4,QUART
FIFO's: 16 字节
规程: RS232
电源电压: 2.97 V ~ 5.5 V
带自动流量控制功能:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 68-LCC(J 形引线)
供应商设备封装: 68-PLCC
包装: 管件
其它名称: 1016-1265-5
ST16C554/554D
12
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO
REV. 4.0.1
2.9.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
2.9.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 16 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
FIFO becomes empty. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set
when TSR/FIFO becomes empty.
2.10
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 16 bytes of FIFO which includes a
byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates
every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit,
an internal receiver counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at
the center of the start bit. At this time the start bit is sampled and if it is still LOW it is validated. Evaluating the
start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and
stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s),
they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the receive
FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data byte in
RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it
reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready
time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is
equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0. See Figure 8 and Figure 9.
FIGURE 6. TRANSMITTER OPERATION IN NON-FIFO MODE
FIGURE 7. TRANSMITTER OPERATION IN FIFO MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X Clock
Transmit Data Shift Register
( TSR)
Transmit
Data Byte
THR Interrupt (ISR bit-1)
when the TX FIFO
becomes empty. FIFO is
enabled by FCR bit-0 =1.
Transmit
FIFO
16X Clock
TXFIFO1
相关PDF资料
PDF描述
XR16V554IL-F IC UART FIFO 16B QUAD 48QFN
XR16L2751IM-F IC UART FIFO 64B DUAL 48TQFP
XR16L2751CM-F IC UART FIFO 64B DUAL 48TQFP
MAX7311AAG+ IC I/O EXPANDER I2C 16B 24SSOP
XR16C850IM-F IC UART FIFO 128B 48TQFP
相关代理商/技术参数
参数描述
ST16C554DCJ68TR 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST16C554DCJ68TR-F 功能描述:UART 接口集成电路 QUAD UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
ST16C554DCQ-0A-EB 功能描述:界面开发工具 Supports C554D 64 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
ST16C554DCQ64 制造商:Exar Corporation 功能描述:
ST16C554DCQ64F 制造商:Exar Corporation 功能描述: