- 您现在的位置：买卖IC网 > PDF目录98144 > ST62P35BQ1/XXX (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 PDF资料下载
参数资料
| 型号： | ST62P35BQ1/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| 封装： | PLASTIC, QFP-52 |
| 文件页数： | 43/82页 |
| 文件大小： | 617K |
| 代理商： | ST62P35BQ1/XXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
48/82
ST62T35B/E35B
TIMINGS MEASUREMENT MODES(Cont’d)
4.3.3.2 Timing measurement without startup
control
The down counter is in free running mode with
RUNRES bit set and RELOAD bit cleared. This
means counter automatically restarts from FFFFh
on zero overflow and signal generation on PWM
and OVF pins is not affected.
Two independent capture paths exist to CP and
RLCP, which are both Read only registers. CP1 is
the source (Configurable polarity) for a capture
into RLCP while CP2 is the source (Configurable
polarity) of a capture into CP.
Independently of CP2 signal, if CP1FLG and
CP1ERR are cleared, the first active edge on CP1
will trigger a capture into RLCP, triggering
CP1FLG. As long as CP1FLG has not been
cleared, a second following active edge will trig
CP1ERR without any capture into neither RLCP
nor CP.
Independently of CP1 signal, if CP2FLG and
CP2ERR are cleared, the first active edge on CP2
will trigger a capture into CP, triggering CP2FLG.
As long as CP2FLG has not been cleared, a sec-
ond following active edge will trig CP2ERR without
any capture into neither RLCP or CP.
4.3.4 INTERRUPT CAPABILITIES
The interrupt source latches of the ARTIMER16
are always enabled and set any time the interrupt
condition occurs.
The interrupt output is a logical OR of five logical
ANDs:
– INT = [(CP1FLG & CP1IEN)
– OR (CP2FLG & CP2IEN)
– OR(OVFFLG & OVFIEN)
– OR(COMPFLG & CMPIEN)
– OR (ZEROFLG & ZEROIEN)]
Thus, if any enable bit is 1, the interrupt output of
the ARTIMER16 goes high when the respective
flag is set. If no enable bit is 1, and one of the in-
terrupt flags is set, the interrupt output remains 0,
but if the respective enable bit is set to 1 through a
write operation, the interrupt output will go high,
signalling the interrupt to the Core.
Figure 29. . Positive CP1 - to negative CP2-Edge Measurement (CP1POL = 1, CP2POL = 0)
Application Note:
Depending on polarity setting for CP1/CP2, and of
CP1/CP2 connections, phase, period and pulse
width measurements can be achieved. The total
independence between CP1 and CP2 captures al-
lows phase detection by measuring which of
CP1FLG or CP2FLG is set at first following a reset
of these flags.
VR02006F
COUNTER
CP1
CP2
Capture into RLCP
Set CP1FLG
Set CP1ERR
Set CP2FLG
Capture into CP
Set CP2ERR
CP1=CP2
CP1POL=CP2POL
Measurement
Yes
Period
Yes
No
Pulse width
No
X
Phase
47
相关PDF资料 |
PDF描述 |
|---|---|
| ST6235BQ1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| ST62P45BQ6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| ST62T03CM6E | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO16 |
| ST62T10BM6 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO20 |
| ST62T25BB6 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST62P52C | 制造商:STMicroelectronics 功能描述: |
| ST62P62CM6/MOMTR | 制造商:STMicroelectronics 功能描述: |
| ST62P62CM6/MPITR | 制造商:STMicroelectronics 功能描述: |
| ST62P62CM6/MSATR | 制造商:STMicroelectronics 功能描述: |
| ST62P62CN6/MMMTR | 制造商:STMicroelectronics 功能描述: |
发布紧急采购，3分钟左右您将得到回复。