- 您现在的位置：买卖IC网 > PDF目录98144 > ST6367B1/XXX (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 PDF资料下载
参数资料
| 型号： | ST6367B1/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| 封装： | SHRINK, PLASTIC, DIP-42 |
| 文件页数： | 36/84页 |
| 文件大小： | 861K |
| 代理商： | ST6367B1/XXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
41/84
ST6365, ST6375, ST6385 ST6367, ST6377, ST6387
SERIAL PERIPHERAL INTERFACE (Cont’d)
SPI Control Register 1 (SCR1)
Address: EBh - Write only
Reset Value: 00h
Caution: This register contains at least one write
only bit. Single bit instructions (SET, RES, INC
and DEC) should not be used.
b7-b4. These bits are not used.
STR. This is Start bit for I2C BUS/S-BUS. This bit
is meaningless when STD/SPI enable bit is
cleared to zero. If this bit is set to one and STD/SPI
bit is also set to “1” then SPI Start generation, be-
fore beginning of transmission, is enabled. Set to
zero after reset.
STP. This is Stop bit for I2C BUS/S-BUS. This bit
is meaningless when STD/SPI enable bit is
cleared to zero. If this bit is set to one and STD/SPI
bit is also set to “1” then SPI Stop condition gener-
ation is enabled. STP bit must be reset when
standard protocol is used (this is also the default
reset conditions). Set to zero after reset.
STD, SPI Enable. This bit, in conjunction with S-
BUS/I
2C BUS bit, allows the SPI disable and will
select between I2C BUS/S-BUS and Standard
shift register protocols. If this bit is set to one, it se-
lects both I
2C BUS and S-BUS protocols; final se-
lection between them is made by S-BUS/I2C BUS
bit. If this bit is cleared to zero when S-BUS/I
2C
BUS is set to “1” the Standard shift register proto-
col is selected. If this bit is cleared to “0” when S-
BUS/I
2C BUS is cleared to 0 the SPI is disabled.
Set to zero after reset.
S-BUS/I
2C BUS Selection. This bit, in conjunction
with STD/SPI bit, allows the SPI disable and will
select between I
2C BUS and S-BUS protocols. If
this bit is cleared to “0” when STD bit is also “0”,
the SPI interface is disabled. If this bit is cleared to
zero when STD bit is set to “1”, the I
2C BUS proto-
col will be selected. If this bit is set to “1” when
STD bit is set to “1”, the S-BUS protocol will be se-
lected. Cleared to zero after reset.
Table 12. SPI Mode Selection
SPI Control Register 2 (SCR2)
Address: ECh - Read/Write
Reset Value: 00h
Caution: This register contains at least one write
only bit. Single bit instructions (SET, RES, INC
and DEC) should not be used.
b7-b4. These bits are not used.
TX/RX. Write Only. When this bit is set, current
byte operation is a transmission. When it is reset,
current operation is a reception. Set to zero after
reset.
VRY/S. Read Only/Write Only. This bit has two dif-
ferent functions in relation to read or write opera-
tion. Reading Operation: when STD and/or TRX
bits is cleared to 0, this bit is meaningless. When
bits STD and TX are set to 1, this bit is set each
time BSY bit is set. This bit is reset during byte op-
eration if real data on SDA line are different from
the output from the shift register. Set to zero after
reset. Writing Operation: it enables (if set to one)
or disables (if cleared to zero) the interrupt coming
from VSYNC pin. Undefined after reset. Refer to
OSD description for additional information.
ACN. Read Only. If STD bit (D1 of SCR1 register)
is cleared to zero this bit is meaningless. When
STD is set to one, this bit is set to one if no Ac-
knowledge has been received. In this case it is au-
tomatically reset when BSY is set again. Set to
zero after reset.
BSY. Read/Set Only. This is the busy bit. When a
one is loaded into this bit the SPI interface start the
transmission of the data byte loaded into SSDR
data register or receiving and building the receive
data into the SSDR data register. This is done in
accordance with the protocol, direction and start/
stop condition(s). This bit is automatically cleared
at the end of the current byte operation. Cleared to
zero after reset.
Note: The SPI shift register is also the data trans-
mission register and the data received register;
this feature is made possible by using the serial
structure of the ST638x and thus reducing size
and complexity.
70
----
STR
STP
STD/
SPI
S-BUS/
I
2
CBUS
D1
STD/SP
D0
S-BUS/I
2C BUS
SPI Function
0
Disabled
0
1
STD Shift Reg.
10
I2C BUS
1
S-BUS
70
--
TX/RX VRY/S
ACN
BSY
相关PDF资料 |
PDF描述 |
|---|---|
| ST6382B1/XXX | 8-BIT, MROM, MICROCONTROLLER, PDIP42 |
| ST6386B1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST6388B1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST6387B1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST6394B1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST6369 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCU FOR DIGITAL CONTROLLED MULTI FREQUENCYMONITOR |
| ST6369B1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| ST6-36B28 | 功能描述:电源变压器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率额定值:12 VA 初级电压额定值:115 V / 230 V 次级电压额定值:12 V / 24 V 安装风格:SMD/SMT 一次绕组:Dual Primary Winding 二次绕组:Dual Secondary Winding 长度:2.5 in 宽度:2 in 高度:1.062 in |
| ST6371 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| ST6372 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。