参数资料
型号: ST92163N4G0V
厂商: 意法半导体
英文描述: 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
中文描述: 16位产品全速USB微控制器16端点,20,000光盘和2K的RAM,I2C和脊髓损伤的复合设备,
文件页数: 144/224页
文件大小: 1372K
代理商: ST92163N4G0V
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页当前第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页
144/224
ST92163 - USB PERIPHERAL (USB)
USB INTERFACE (
Cont’d
)
Bit 5:4 =
STAT_TX [1:0]
Status bits, for transmis-
sion transfers
These bits contain the information about the end-
point status, which are listed below:
Table 25. Transmission status encoding
These bits are written by software, but hardware
sets the STAT_TX bits to NAK when a correct
transfer has occurred (CTR=1) related to a IN or
SETUP (control only) transaction addressed to
this endpoint, waiting for the software to prepare
the next set of data to be transmitted. If the end-
point is defined as isochronous, its status can be
only “VALID” or “DISABLED” so no hardware
change of the endpoint status will take place after
a successful transaction.
Bits 3:2 =
PIDR[1:0]
: PID Received.
These bits are read-only and contain the two most
significant bits of the PID field of the last token PID
addressed to this endpoint.
These bits are kept frozen while CTR bit is at 1.
The USB standard defines PIDR bits as in the fol-
lowing table:
Table 26. PID encoding
Bit 1 =
CEP
: Control Endpoint.
Software must set this bit to configure this end-
point as a control endpoint.
0: Non-control endpoint
1: Control endpoint
Notes:
If a control endpoint is defined as NAK in
the receivedirection, the USB interface will not an-
swer, when a SETUP transaction is received.
If the control endpoint is defined as STALL in the
receive direction, then the SETUP packet will be
accepted anyway, transferring data and issuing
the CTR interrupt.
Bit 0 =
ISO
: Isochronous endpoint.
Software must set this bit to configure this end-
point as an isochronous endpoint.
0: Not an isochronous endpoint
1:isochronous endpoint
Note:
Since isochronous transfer has no hand-
shake phase, the only legal values for the
STAT_RX/STAT_TX bit pairs are ‘00’ (Disabled)
and ‘11’ (Valid), any other value will produce re-
sults not compliant to the USB standard. Iso-
chronous endpoints implement double-buffering,
using both ‘transmission’ and ‘reception’ memory
areas to manage buffer swapping on each suc-
cessful transaction.
The memory buffer that is currently used by the
USB interface is defined by the DTOG bit corre-
sponding to the endpoint direction (DTOG_RX in
EPnRB for ‘reception’ isochronous endpoints,
DTOG_TX in EPnRA for ‘transmission’ iso-
chronous endpoints) according to the following ta-
ble:
Table 27. Isochronous memory buffers usage
Since the swapped buffer management requires
the usage of all 8 Register File locations hosting
the address pointer and the length of the allocated
memory buffers, isochronous endpoints are forced
to be unidirectional so it is not possible to enable
an isochronous endpoint both for transmission and
reception.
STAT_TX
[1:0]
Meaning
00
DISABLED:
all transmission requests ad-
dressed to this endpoint are ignored.
STALL
: the endpoint isstalled and all trans-
mission requests result in a STALL hand-
shake.
NAK
: the endpoint is NAKed and all trans-
mission requests result in a NAK hand-
shake.
VALID
: this endpoint is enabled for trans-
mission.
01
10
11
PIDR[1:0]
00
10
11
PID
OUT
IN
SETUP
DTOG bit
value
DMA buffer used by
USB Interface
DMA bufferused by
application
software
ADDRn_R /
COUNTn_R register
file locations.
ADDRn_T /
COUNTn_T register
file locations.
0
ADDRn_T /
COUNTn_T register
file locations.
ADDRn_R /
COUNTn_R register
file locations.
1
相关PDF资料
PDF描述
ST92163R4G0V 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163R4T1V 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92E163R4T1V 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92T163R4T1V 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163R4B0 8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
相关代理商/技术参数
参数描述
ST92163N4G1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163N4G1E 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163N4G1L 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163N4G1V 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
ST92163R4 制造商:未知厂家 制造商全称:未知厂家 功能描述:8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS. 20K ROM. 2K RAM. I 2 C. SCI. & MFT