- 您现在的位置：买卖IC网 > PDF目录98146 > ST92186B3BK (STMICROELECTRONICS) 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP32 PDF资料下载
参数资料
| 型号： | ST92186B3BK |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP32 |
| 封装： | PLASTIC, SDIP-32 |
| 文件页数： | 12/148页 |
| 文件大小： | 1664K |
| 代理商： | ST92186B3BK |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
109/148
ST92186B - ON SCREEN DISPLAY CONTROLLER (OSD)
OSD CONTROLLER (Cont’d)
Foreground Serial Attribute
Address in Segment 22h: 2p + 5 + z. See Figure
52
Bit 5 = FLA
Flash control bit
This bit controls the flashing feature (see Section
0.2.4.2).
0: All the following characters in the row are not af-
fected by the flashing mechanism.
1: All the following characters in the row follow the
flashing mechanism.
Note: Flashing characters are alternatively dis-
played as spaces and in normal mode (non-flash-
ing), depending on the value of the FON bit in the
Row Attribute byte (see Section 7.4.7.3).
The flash rate is controlled by software by toggling
the "FON" bit.
Bit 4 = IT
Italics control bit
This bit enables the italic feature for the row. (See
Section 7.4.3.6)
0: Italics are disabled.
1: All the following characters, until the end of the
row, or the next foreground serial attribute are
displayed in italics.
Note: Italics mode is only available in serial mode.
Bits 3:0 = FP[3:0]
Foreground Palette pointer
The FP[3:0] value points to one of the 16 prede-
fined entries of the foreground palette for fore-
ground color, translucency and underline style of
all the following characters (see Section 7.4.6.3).
For example, FP[3:0] = 0 points to the first fore-
ground palette entry, 10h & 11h if the palette swap
bit PASW of the OSDDR register is reset.
7.4.7.6 Basic parallel mode
In basic parallel mode, each character code (1
byte) is followed by a palette attribute (1 byte). See
Figure 52.
Let’s assume that the start address of the current
row buffer is 2p (even address).
In this case the character codes are stored in OS-
DRAM at the address 2p+4+2z, and the palette at-
tributes are stored in the OSDRAM at the address
2p+5+2z, where z ranges from 1 to RCN (RCN is
the row character count defined in Section
7.4.7.2).
The character code structure allows pointing to the
first 256 characters of the font ROM (the character
code value = the character number in font ROM).
CHARACTER CODE IN BASIC PARALLEL
MODE
Address in Segment 22h: 2p+4+2z. See Figure
52.
Bits 7:0 = CHC[7:0]
Character Code in basic par-
allel mode
The CHC[7:0] value points to one of the first 256
characters stored in the font ROM.
PALETTE ATTRIBUTE
Address in segment 22h: 2p+5+2z. See Figure 52.
Bits 7:4 = FP[3:0]
Foreground Palette pointer
The FP[3:0] value points to one of the 16 prede-
fined entries of the foreground palette for the fore-
ground color, the translucency and the underline
style of all the following characters (see Section
7.4.6.3 for further details).
For example, FP[3:0] = 0 points to the first fore-
ground palette entry, 10h & 11h if the palette swap
bit PASW of the OSDDR register is reset (see reg-
isters description for more details).
Bits 3:0 = BP[3:0]
Background Palette pointer
The BP[3:0] value points to one of the 16 prede-
fined entries of the background palette for the
background color and the translucency.
For example, BP[3:0] = 0 points to the first back-
ground palette entry, 30h & 31h if the palette swap
bit PASW of the OSDDR register is reset (see reg-
isters description for more details).
Note: the background color of the character is af-
fected by the use of the “M” bit located in the Back-
ground Palette (see Section 7.4.6.4).
70
1
0
FLA
IT
FP3
FP2
FP1
FP0
70
CHC7
CHC6
CHC5
CHC4
CHC3
CHC2
CHC1 CHC0
70
FP3
FP2
FP1
FP0
BP3
BP2
BP1
BP0
相关PDF资料 |
PDF描述 |
|---|---|
| ST92195B2T1/XXX | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64 |
| ST92195B3B1/XXX | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP56 |
| ST92195B4B1/XXX | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP56 |
| ST92195B5T1/XXX | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64 |
| ST92195B6T1/XXX | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST92195 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER |
| ST92195B | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER |
| ST92195B1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER |
| ST92195B1B1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER |
| ST92195B1T1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER |
发布紧急采购，3分钟左右您将得到回复。