- 您现在的位置：买卖IC网 > PDF目录98164 > TAS5518PAGR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TAS5518PAGR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封装： | GREEN, PLASTIC, TQFP-64 |
| 文件页数： | 50/105页 |
| 文件大小： | 1514K |
| 代理商： | TAS5518PAGR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页
TAS5518 Controls and Status
41
SLES115 — August 2004
TAS5518
2.3.8 Inter-channel Delay
An 8-bit value can be programmed to each of the eight PWM inter-channel delay registers to add a delay per
channel from 0 to 255 clock cycles. The delays correspond to cycles of the high-speed internal clock, DCLK.
The default values are shown in Table 29.
Table 29. Inter-Channel Delay Default Values
I2C SUB-ADDRESS
CHANNEL
INTER-CHANNEL DELAY DEFAULT (DCLK PERIODS)
0x1B
1
24
0x1C
2
0
0x1D
3
16
0x1E
4
+16
0x1F
5
24
0x20
6
+8
0x21
7
8
0x22
8
+24
This delay is generated in the PWM and can be changed at any time through the serial control interface I2C
registers 0x1B – 0x22. The absolute offset for channel 1 is set in I2C sub-address 0x23.
NOTE:If used correctly, setting the PWM channel delay can optimize the performance of a
pure path digital amplifier system. The setting is based upon the type of backend power device
that is used and the layout. These values are set during initialization using the I2C serial
interface. Unless otherwise noted, use the default values given in Table 29.
2.4
Master Clock and Serial Data Rate Controls
The TAS5518 function only as a receiver of the MCLK (master clock), SCLK (shift clock), and LRCLK (left/right
clock) signals that controls the flow of data on the four serial data interfaces. The 13.5-MHz external crystal
allows the TAS5518 to automatically detect MCLK and the data rate.
The MCLK frequency can be 64 x Fs, 128 x Fs, 196 x Fs, 256 x Fs, 384 x Fs, 512 x Fs, or 768 x Fs.
The TAS5518 operates with the serial data interface signals LRCLK and SCLK synchronized to MCLK.
However, there is no constraint as to the phase relationship of these signals. The TAS5518 accepts a 64 x
Fs SCLK rate and a 1 x Fs LRCLK.
If the phase of SCLK or LRCLK drifts more than ±10 MCLK cycles since the last RESET, the TAS5518 performs
a clock error and resynchronize the clock timing.
The clock and serial data interface have several control parameters:
MCLK Ratio 64 Fs, 128 Fs, 196 Fs, 256 Fs, 384 Fs, 512 Fs, or 768 Fs) I2C parameter
Data Rate 32, 38, 44.1,48, 88.2, 96, 176.4, 192 kHz I2C parameter
AM Mode Enable / Disable I2C parameter
During AM interference avoidance, the clock control circuitry utilizes three other configuration inputs:
Tuned AM Frequency (for AM interference avoidance) (550 1750 kHz) I2C parameter
Frequency Set Select (14) I2C parameter
Sample Rate I2C parameter or auto detected
相关PDF资料 |
PDF描述 |
|---|---|
| TAS5518PAGG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5601DCAG4 | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
| TAS5601DCARG4 | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
| TAS5601DCAR | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
| TAS5601DCA | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS5518PAGRG4 | 功能描述:音频 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS5538 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TAS5612L-TAS5614LDDVEVM |
| TAS5538DGG | 制造商:TI 制造商全称:Texas Instruments 功能描述:TAS5612L-TAS5614LDDVEVM |
| TAS5538DGGR | 制造商:Texas Instruments 功能描述:audio processor |
| TAS5548 | 制造商:TI 制造商全称:Texas Instruments 功能描述:8-Channel HD Compatible Audio Processor with ASRC and PWM Output |
发布紧急采购，3分钟左右您将得到回复。