- 您现在的位置：买卖IC网 > PDF目录69493 > TLC32046IFN (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQCC28 PDF资料下载
参数资料
| 型号： | TLC32046IFN |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| 封装： | PLASTIC, CC-28 |
| 文件页数： | 31/56页 |
| 文件大小： | 274K |
| 代理商： | TLC32046IFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
3–7
3.5.3
Serial Port – AIC Output Signals, CL = 30 pF for SHIFT CLK Output, CL = 15 pF
For All Other Outputs, TLC32046C and TLC32046I
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
Shift clock (SCLK) cycle time
380
ns
tf(SCLK)
Shift clock (SCLK) fall time
3
8
ns
tr(SCLK)
Shift clock (SCLK) rise time
3
8
ns
Shift clock (SCLK) duty cycle
45%
55%
td(CH-FL)
Delay from SCLK
↑ to FSR/FSX/FSD↓
30
ns
td(CH-FH)
Delay from SCLK
↑ to FSR/FSX/FSD↑
35
90
ns
td(CH-DR)
DR valid after SCLK
↑
90
ns
td(CH-EL)
Delay from SCLK
↑ to EODX/EODR↓ in word mode
90
ns
td(CH-EH)
Delay from SCLK
↑ to EODX/EODR↑ in word mode
90
ns
tf(EODX)
EODX fall time
2
8
ns
tf(EODR)
EODR fall time
2
8
ns
td(CH-EL)
Delay from SCLK
↑ to EODX/EODR↓ in byte mode
90
ns
td(CH-EH)
Delay from SCLK
↑ to EODX/EODR↑ in byte mode
90
ns
td(MH-SL)
Delay from MSTR CLK
↑ to SCLK↓
65
170
ns
td(MH-SH)
Delay from MSTR CLK
↑ to SCLK↑
65
170
ns
Typical values are at TA = 25°C.
3.5.4
Serial Port – AIC Output Signals, CL = 30 pF for SHIFT CLK Output, CL = 15 pF
For All Other Outputs, TLC32046M
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
Shift clock (SCLK) cycle time
400
ns
tf(SCLK)
Shift clock (SCLK) fall time
3
ns
tr(SCLK)
Shift clock (SCLK) rise time
3
ns
Shift clock (SCLK) duty cycle
45%
55%
td(CH-FL)
Delay from SCLK
↑ to FSR/FSX/FSD↓
30
250
ns
td(CH-FH)
Delay from SCLK
↑ to FSR/FSX/FSD↑
35
250
ns
td(CH-DR)
DR valid after SCLK
↑
250
ns
td(CH-EL)
Delay from SCLK
↑ to EODX/EODR↓ in word mode
250
ns
td(CH-EH)
Delay from SCLK
↑ to EODX/EODR↑ in word mode
250
ns
tf(EODX)
EODX fall time
2
ns
tf(EODR)
EODR fall time
2
ns
td(CH-EL)
Delay from SCLK
↑ to EODX/EODR↓ in byte mode
250
ns
td(CH-EH)
Delay from SCLK
↑ to EODX/EODR↑ in byte mode
250
ns
td(MH-SL)
Delay from MSTR CLK
↑ to SCLK↓
65
170
ns
td(MH-SH)
Delay from MSTR CLK
↑ to SCLK↑
65
170
ns
Typical values are at TA = 25°C.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC32046MFKR | SPECIALTY ANALOG CIRCUIT, CQCC28 |
| TLC32046IFNR | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| TLC32046MJ | SPECIALTY ANALOG CIRCUIT, CDIP28 |
| TLC320AD50CDW | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| TLC320AD52CDWR | SPECIALTY ANALOG CIRCUIT, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC32046IN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC32046M | 制造商:TI 制造商全称:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047CFN | 制造商:TI 制造商全称:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
发布紧急采购，3分钟左右您将得到回复。