- 您现在的位置：买卖IC网 > PDF目录98252 > TLV2556MPWREPG4 (TEXAS INSTRUMENTS INC) 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF资料下载
参数资料
| 型号： | TLV2556MPWREPG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封装： | GREEN, PLASTIC, TSSOP-20 |
| 文件页数： | 18/37页 |
| 文件大小： | 705K |
| 代理商： | TLV2556MPWREPG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Pad
Zeros
MSB
1
2
3
5
4
6
10
11
12
1
MSB1 MSB2 MSB3 MSB4 MSB5
MSB8 MSB9 LSB+1
LSB
16
8
7
9
MSB6 MSB7
Low Level
MSB
D6
D5
D4
D3
D2
D1
D0
D7
Shift in New Multiplexer Address,
Simultaneously Shift Out Previous Conversion Result
Access Cycle
Sample Cycle
Channel
Address
A/D Conversion Interval
Output Data
Format
Previous Conversion Data
Initialize
CS
I/O
CLOCK
DATA
OUT
DATA IN
EOC
INT
tconv
Initialize
DATA OUT
1
2
3
5
4
6
10
11
12
1
I/O CLOCK
MSB1 MSB2 MSB3 MSB4 MSB5
MSB8 MSB9 LSB+1
LSB
HiZ State
DATA IN
8
7
9
MSB6 MSB7
D7
MSB
16
EOC
Initialize
Shift in New Multiplexer Address, Simultaneously
Shift Out Previous Conversion Result
Access Cycle
Sample Cycle
CS
Previous Conversion Data
Pad Zeros
Channel
Address
Output Data
Format
A/D Conversion Interval
tconv
DATA IN Can be Tied or Held High
www.ti.com ................................................................................................................................................... SLAS598A – NOVEMBER 2008 – REVISED JULY 2009
PARAMETER MEASUREMENT INFORMATION (continued)
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after the CS falling edge before
responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum
CS setup time has elapsed.
Figure 51. Timing for 16-Clock Transfer Not Using CS With DATA OUT Set for MSB First
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after the CS falling edge before
responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum
CS setup time has elapsed.
Figure 52. Timing for Default Mode Using CS: (16-Clock Transfer, MSB First, External Reference, Pin 19 =
EOC, Input = AIN0)
Copyright 2008–2009, Texas Instruments Incorporated
25
Product Folder Link(s): TLV2556-EP
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320ADC3001IYZHT | 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16 |
| TLV320ADC3001IYZHR | 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16 |
| TLV320ADC3101IRGER320 | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320ADC3101IRGET320 | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320ADC3101IRGER | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV2620ID | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV2620IDBVR | 功能描述:运算放大器 - 运放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| TLV2620IDBVRG4 | 功能描述:运算放大器 - 运放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| TLV2620IDBVT | 功能描述:运算放大器 - 运放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| TLV2620IDBVTG4 | 功能描述:运算放大器 - 运放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。