参数资料
型号: TMP86CH09NG
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP32
封装: 0.400 INCH, 1.78 MM PITCH, LEAD FREE, PLASTIC, SDIP-32
文件页数: 94/120页
文件大小: 1743K
代理商: TMP86CH09NG
Page 64
7. Watchdog Timer (WDT)
7.3 Address Trap
TMP86FH09ANG
7.3 Address Trap
The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address
traps.
7.3.1 Selection of Address Trap in Internal RAM (ATAS)
WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute
an instruction in the internal RAM area, clear WDTCR1<ATAS> to “0”. To enable the WDTCR1<ATAS> set-
ting, set WDTCR1<ATAS> and then write D2H to WDTCR2.
Executing an instruction in the SFR or DBR area generates an address trap unconditionally regardless of the
setting in WDTCR1<ATAS>.
7.3.2 Selection of Operation at Address Trap (ATOUT)
When an address trap is generated, either the interrupt request or the reset request can be selected by
WDTCR1<ATOUT>.
7.3.3 Address Trap Interrupt (INTATRAP)
While WDTCR1<ATOUT> is “0”, if the CPU should start looping for some cause such as noise and an
attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is “1”), DBR or the
SFR area, address trap interrupt (INTATRAP) will be generated.
An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt mas-
ter flag (IMF).
When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is
already accepted, the new address trap is processed immediately and the previous interrupt is held pending.
Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too
many levels of nesting may cause a malfunction of the microcontroller.
To generate address trap interrupts, set the stack pointer beforehand.
Watchdog Timer Control Register 1
WDTCR1
(0034H)
76
5
4
3
21
0
ATAS
ATOUT
(WDTEN)
(WDTT)
(WDTOUT)
(Initial value: **11 1001)
ATAS
Select address trap generation in
the internal RAM area
0: Generate no address trap
1: Generate address traps (After setting ATAS to “1”, writing the control code
D2H to WDTCR2 is reguired)
Write
only
ATOUT
Select opertion at address trap
0: Interrupt request
1: Reset request
Watchdog Timer Control Register 2
WDTCR2
(0035H)
76
543
21
0
(Initial value: **** ****)
WDTCR2
Write
Watchdog timer control code
and address trap area control
code
D2H: Enable address trap area selection (ATRAP control code)
4EH: Clear the watchdog timer binary counter (WDT clear code)
B1H: Disable the watchdog timer (WDT disable code)
Others: Invalid
Write
only
相关PDF资料
PDF描述
TMP86CM29BU 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64
TMP86FH09NG 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PDIP32
TMP86FS49BUG 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64
TMP86PS25F 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100
TMP87C800N 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64
相关代理商/技术参数
参数描述
TMP86CH12MG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CH21AUG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CH21F 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8-Bit Microcontroller
TMP86CH21U 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8-Bit Microcontroller
TMP86CH22UG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller