- 您现在的位置：买卖IC网 > PDF目录382635 > TMS320F243PGEQ 16-Bit Digital Signal Processor PDF资料下载
参数资料
| 型号： | TMS320F243PGEQ |
| 元件分类： | 数字信号处理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位数字信号处理器 |
| 文件页数： | 22/116页 |
| 文件大小： | 1485K |
| 代理商： | TMS320F243PGEQ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
22
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
software-controlled wait-state generator
Due to the fast cycle time of the ’F243 devices, it is often necessary to operate with wait states to interface with
external logic or memory. For many systems, one wait state is adequate.
The software wait-state generator can be programmed to generate between 0 and 7 wait states for a given
space. Software wait states are configured through the wait-state generator register (WSGR). The WSGR
includes three 3-bit fields to configure wait states for the following external memory spaces: data space (DSWS),
program space (PSWS), and I/O space (ISWS). The wait-state generator enables wait states for a given
memory space based on the value of the corresponding three bits, regardless of the condition of the READY
signal. The READY signal can be used to generate additional wait states. All bits of the WSGR are set to 1 at
reset so that the device can operate from slow memory at reset. The WSGR register (shown in Table 3, Table 4
and Table 5) resides at I/O location FFFFh. This register should not be accessed in the ’F241.
Table 3. Wait-State Generator Control Register (WSGR)
15
12
11
10
9
8
6
5
3
2
0
Reserved
BVIS
ISWS
DSWS
PSWS
0
R/W–11
R/W–111
R/W–111
R/W–111
LEGEND:
0 = Always read as zeros, R = Read Access, W= Write Access, – n = Value after reset
Table 4. Wait-State(s) Programming
PSWS, DSWS, ISWS BITS
WAIT STATES FOR PROGRAM, DATA, OR I/O
000
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
Table 5. Wait-State Generator Control Register (WSGR)
BITS
NAME
DESCRIPTION
2–0
PSWS
External program space wait states. PSWS determines that between 0 to 7 wait states are applied to all reads
and writes to off-chip program space address. The memory cycle can be further extended by using the READY
signal. The READY signal does not override the wait states generated by PSWS. These bits are set to 1 (active)
by reset (RS).
5–3
DSWS
External data space wait states. DSWS determines that between 0 to 7 wait states are applied to all reads and
writes to off-chip data space. The memory cycle can be further extended by using the READY signal. The READY
signal does not override the wait states generated by DSWS. These bits are set to 1 (active) by reset (RS).
8–6
ISWS
External input /output space wait state. ISWS determines that between 0 to 7 wait states are applied to all reads
and writes to off-chip I/O space. The memory cycle can be further extended by using the READY signal. The
READY signal does not override the wait states generated by ISWS. These bits are set to 1 (active) by reset (RS).
10–9
BVIS
Bus visibility modes. Bits 10 and 9 allow selection of various bus visibility modes while running from internal
program and/or data memory. These modes provide a method of tracing internal bus activity. These bits are set
to 11b by reset (RS), causing internal program address and program data to be output on the external address
and data pins. See Table 6.
15–11
–
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| TMS320F243PGES | 16-Bit Digital Signal Processor |
| TMS320C3X | 32-Bit Digital Signal Processor |
| TMS320C4X | Digital Signal Processing Solutions |
| TMS320C6454GTZ7 | Fixed-Point Digital Signal Processor |
| TMS320C6454GTZ | Fixed-Point Digital Signal Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320F28015PZA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 制造商:Texas Instruments 功能描述:IC DSP 32-BIT CMOS QFP 100PIN PLAS |
| TMS320F28015PZQ | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZS | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015ZGMA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32B Dig Sig Cntrlr RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。