- 您现在的位置：买卖IC网 > PDF目录382635 > TMS320F243PGEQ 16-Bit Digital Signal Processor PDF资料下载
参数资料
| 型号： | TMS320F243PGEQ |
| 元件分类： | 数字信号处理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位数字信号处理器 |
| 文件页数： | 9/116页 |
| 文件大小： | 1485K |
| 代理商： | TMS320F243PGEQ |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions - ’F243 PGE Package (Continued)
NAME
144
QFP
NO.
TYPE
RESET
STATE
DESCRIPTION
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS (CONTINUED)
I/O, data, and program space strobe select signals. IS, DS, and PS are always high
t d f
110
O/Z
1
They are placed in the high-impedance state during reset, power down, and when
107
EMU1/OFF is active low.
IS
DS
PS
105
t th
unless low-level asserted for access to the relevant external memory space or I/O.
They are laced in the high-im edance state during reset, ower down, and when
WE
112
O/Z
1
Write enable strobe. The falling edge of WE indicates that the device is driving the
external data bus (D15–D0). WE is active on all external program, data, and I/O
writes. WE goes in the high-impedance state when EMU1/OFF is active low.
RD
118
O
1
Read enable strobe. Read-select indicates an active, external read cycle. RD is
active on all external program, data, and I/O reads. RD goes into the
high-impedance state when EMU1/OFF is active low.
R/W
114
O/Z
1
Read/write signal. R/W indicates transfer direction during communication to an
external device. It is normally in read mode (high), unless low level is asserted for
performing a write operation. It is placed in the high-impedance state when
EMU1/OFF is active low and during power down.
STRB
122
O/Z
1
External memory access strobe. STRB is always high unless asserted low to
indicate an external bus cycle. STRB is active for all off-chip accesses. It is placed
in the high-impedance state during power down, and when EMU1/OFF is active
low.
BR
120
O/Z
1
Bus request, global memory strobe. BR is asserted during access of
external global data memory space. BR can be used to extend the data memory
address space by up to 32K words. BR goes in the high-impedance state during
reset, power down, and when EMU1/OFF is active low.
VIS_CLK
31
O
0
Visibility clock. Same as CLKOUT, but timing is aligned for external buses in
visibility mode.
ENA_144
18
I
I
Active high to enable external interface signals. If pulled low, the ’F243 behaves like
an ’F241—i.e., it has no external memory and generates an illegal address if any
of the three external spaces are accessed (IS, DS, PS asserted). This pin has an
internal pulldown.
VIS_OE
126
O
0
This pin is active (low) whenever the external databus is driving as an output during
visibility mode. Can be used by external decode logic to prevent data bus
contention while running in visibility mode.
XF
/IOPC0
49
I/O
O – 1
External flag output (latched software-programmable signal). XF is a
general-purpose output pin. It is set/reset by the
SETC XF/CLRC XF
instruction.
This pin is configured as an external flag output by all device resets. It can be used
as a GPIO, if not used as XF.
BIO
/IOPC1
55
I/O
I
Branch control input. BIO is polled by the
BCND pma,BIO
instruction. If BIO is low,
a branch is executed. If BIO is not used, it should be pulled high. This pin is
configured as a branch control input by all device resets. It can be used as a GPIO,
if not used as a branch control input.
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§ In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE:
Bold, italicized pin names
indicate pin function after reset.
相关PDF资料 |
PDF描述 |
|---|---|
| TMS320F243PGES | 16-Bit Digital Signal Processor |
| TMS320C3X | 32-Bit Digital Signal Processor |
| TMS320C4X | Digital Signal Processing Solutions |
| TMS320C6454GTZ7 | Fixed-Point Digital Signal Processor |
| TMS320C6454GTZ | Fixed-Point Digital Signal Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320F28015PZA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 制造商:Texas Instruments 功能描述:IC DSP 32-BIT CMOS QFP 100PIN PLAS |
| TMS320F28015PZQ | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZS | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015ZGMA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32B Dig Sig Cntrlr RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。