参数资料
型号: TMS320F28069UPZT
厂商: Texas Instruments
文件页数: 90/174页
文件大小: 0K
描述: IC MCU 32BIT 256KB FLASH 100LQFP
产品培训模块: ControlSUITE
Piccolo F2806x
TPS75005 Single IC Power for C2000 MCU
标准包装: 90
系列: TMS320F2806x, Piccolo™, C2000™
核心处理器: C28x
芯体尺寸: 32-位
速度: 80MHz
连通性: CAN,I²C,McBSP,SCI,SPI,UART/USART
外围设备: 欠压检测/复位,DMA,POR,PWM,WDT
输入/输出数: 54
程序存储器容量: 256KB(128K x 16)
程序存储器类型: 闪存
RAM 容量: 50K x 16
电压 - 电源 (Vcc/Vdd): 1.71 V ~ 1.995 V
数据转换器: A/D 16x12b
振荡器型: 内部
工作温度: -40°C ~ 105°C
封装/外壳: 100-LQFP
包装: 托盘
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
Table 2-5. Terminal Functions(1) (continued)
PIN NO.
PIN NAME
I/O/Z
DESCRIPTION
PZ
PN
PZP
PFP
CLOCK
See GPIO18. Output clock derived from SYSCLKOUT. XCLKOUT is either the same
frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is
controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT =
XCLKOUT
See GPIO18
O/Z
SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV to 3.
The mux control for GPIO18 must also be set to XCLKOUT for this signal to propogate
to the pin.
See GPIO19 and GPIO38. External oscillator input. Pin source for the clock is
controlled by the XCLKINSEL bit in the XCLK register, GPIO38 is the default selection.
This pin feeds a clock from an external 3.3-V oscillator. In this case, the X1 pin, if
available, must be tied to GND and the on-chip crystal oscillator must be disabled via
bit 14 in the CLKCTL register. If a crystal or resonator is used, the XCLKIN path must
See GPIO19 and
XCLKIN
I
be disabled by bit 13 in the CLKCTL register.
GPIO38
NOTE: Designs that use the GPIO38/XCLKIN/TCK pin to supply an external clock for
normal device operation may need to incorporate some hooks to disable this path
during debug using the JTAG connector. This is to prevent contention with the TCK
signal, which is active during JTAG debug sessions. The zero-pin internal oscillators
may be used during this time to clock the device.
On-chip crystal-oscillator input. To use this oscillator, a quartz crystal or a ceramic
resonator must be connected across X1 and X2. In this case, the XCLKIN path must
X1
60
48
I
be disabled by bit 13 in the CLKCTL register. If this pin is not used, it must be tied to
GND.
On-chip crystal-oscillator output. A quartz crystal or a ceramic resonator must be
X2
59
47
O
connected across X1 and X2. If X2 is not used, it must be left unconnected.
RESET
Device Reset (in) and Watchdog Reset (out). Piccolo devices have a built-in power-on-
reset (POR) and brown-out-reset (BOR) circuitry. As such, no external circuitry is
needed to generate a reset pulse. During a power-on or brown-out condition, this pin is
driven low by the device. See Section 4.3, Electrical Characteristics, for thresholds of
the POR/BOR block. This pin is also driven low by the MCU when a watchdog reset
occurs. During watchdog reset, the XRS pin is driven low for the watchdog reset
duration of 512 OSCCLK cycles. If need be, an external circuitry may also drive this pin
XRS
11
9
I/O
to assert a device reset. In this case, it is recommended that this pin be driven by an
open-drain device. An R-C circuit must be connected to this pin for noise immunity
reasons. Regardless of the source, a device reset causes the device to terminate
execution. The program counter points to the address contained at the location
0x3FFFC0. When reset is deactivated, execution begins at the location designated by
the program counter. The output buffer of this pin is an open-drain with an internal
pullup.
ADC, COMPARATOR, ANALOG I/O
ADCINA7
16
I
ADC Group A, Channel 7 input
ADCINA6
17
14
I
ADC Group A, Channel 6 input
COMP3A
I
Comparator Input 3A
AIO6
I/O
Digital AIO 6
ADCINA5
18
15
I
ADC Group A, Channel 5 input
ADCINA4
19
16
I
ADC Group A, Channel 4 input
COMP2A
I
Comparator Input 2A
AIO4
I/O
Digital AIO 4
ADCINA3
20
I
ADC Group A, Channel 3 input
ADCINA2
21
17
I
ADC Group A, Channel 2 input
COMP1A
I
Comparator Input 1A
AIO2
I/O
Digital AIO 2
ADCINA1
22
18
I
ADC Group A, Channel 1 input
ADC Group A, Channel 0 input.
ADCINA0
23
19
I
NOTE: VREFHI and ADCINA0 share the same pin on the 80-pin PN and PFP devices
and their use is mutually exclusive to one another.
22
Device Overview
Copyright 2010–2012, Texas Instruments Incorporated
相关PDF资料
PDF描述
ADG408BR-REEL IC MULTIPLEXER 8X1 16SOIC
ADV3221ARZ-R7 IC MULTIPLEXER 4:1 16SOIC
ADG409BR-REEL IC MULTIPLEXER DUAL 4X1 16SOIC
ADG408BRU-REEL IC MULTIPLEXER 8X1 16TSSOP
DSPIC30F6013T-30I/PF IC DSPIC MCU/DSP 132K 80TQFP
相关代理商/技术参数
参数描述
TMS320F2806GGMA 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2806GGMS 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2806PZA 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2806PZQ 功能描述:数字信号处理器和控制器 - DSP, DSC 32B Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2806PZS 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT