- 您现在的位置：买卖IC网 > PDF目录98280 > TPS2393APWRG4 (TEXAS INSTRUMENTS INC) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO14 PDF资料下载
参数资料
| 型号： | TPS2393APWRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO14 |
| 封装： | GREEN, PLASTIC, TSSOP-14 |
| 文件页数： | 26/30页 |
| 文件大小： | 665K |
| 代理商： | TPS2393APWRG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页
TPS2393A
SLUS610 JULY 2004
5
www.ti.com
PIN ASSIGNMENTS
DRAINSNS: Sense input for monitoring the load voltage status. The DRAINSNS pin determines the load status
by sensing the voltage level on the external pass FET drain. DRAINSNS must be pulled low with repect to VIN
(less than 1.35 V typically) to declare a power good condition. This corresponds to a low VDS across the FET,
indicating that the load voltage has successfully ramped up to the DC input level. DRAINSNS must be connected
to the FET drain through a small-signal blocking diode as shown in the typical application diagram. An internal
pull-up maintains a high logic level at the pin until overridden by a fully-enhanced external FET.
EN: Enable input to turn on/off power to the load. The EN pin is referenced to the VIN potential of the circuit.
When this input is pulled high (above the nominal 1.4-V threshold), and all other input qualifications are met
(supply above device undervoltage lockout (UVLO), UVLO pin high and OVLO pin low, INSx pins pulled low)
the device enables the GATE output, and begins the ramp of current to the load. When this input is low, the linear
current amplifier (LCA) is disabled, and a large pull-down device is applied to the FET gate, disabling power
to the load.
FAULT: Open-drain, active-low indication of a load fault condition. When the device EN is deasserted, or when
enabled and the load current is less than the programmed limit, this output is high impedance. If the device
remains in current regulation mode at the expiration of the fault timer, the fault is latched, the load is turned off,
and the FAULT pin is pulled low (to VIN). The TPS2393A retries the load at approximately a 1% duty cycle.
FLTTIME: Connection for user-programming of the fault timeout period. An external capacitor connected from
FLTTIME to VIN establishes the timeout period to declare a fault condtion. This timeout protects against
indefinite current sourcing into a faulted load, and also provides a filter against nuisance trips from momentary
current spikes or surges. The TPS2393A defines a fault condition as voltage at the ISENS pin at or greater than
the 40-mV fault threshold. When a fault condition exists, the timer is active. The device manages fault timing
by charging the external capacitor to the 4-V fault threshold, then discharging it at approximately 1% the charge
rate to establish the duty cycle for retrying the load. Whenever the internal fault latch is set (timer expired), the
pass FET is rapidly turned off, and the FAULT output is asserted.
GATE: Gate drive for external Nchannel FET. When enabled, and the input supply is above the UVLO
threshold, the gate drive is enabled and the device begins charging an external capacitor connected to the
IRAMP pin. This pin voltage is used to develop the reference voltage at the non-inverting input of the internal
LCA. The inverting input is connected to the current sense node, ISENS. The LCA acts to slew the pass FET
gate to force the ISENS voltage to track the reference. The reference is internally clamped at 40 mV, so the
maximum current that can be sourced to the load is determined by the sense resistor value as IMAX
≤ 40
mV/RSENSE. Once the load voltage has ramped up to the input dc potential, and current demand drops off, the
LCA drives the GATE output to about 14 V to fully enhance the pass FET, completing the low-impedance supply
return path for the load.
INSA: Insertion detection input pin A. The INSA and INSB inputs work together to provide an insertion detection
function for TPS2393A applications. In order to turn on the FET gate drive (the GATE output), both INSA and
INSB must be pulled below the detection threshold, approximatey 1.4 V. Implementations using this feature
provide a mechanism for resistively pulling these pins to VIN potential (device ground), through the backplane
wiring. When used with slot connector pin staging this feature can keep the plug-in powered off during contact
bounce periods of the power pins. An on-chip pull-up is provided at each INSx pin; no additional pull-up is
needed to hold the pins high during the insertion and extraction processes. The insertion inputs are debounced
with a nominal 6.2-ms filter.
INSB: Insertion detection input pin B. See INSA description.
相关PDF资料 |
PDF描述 |
|---|---|
| TPS2421-1DDAR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TPS2421-2DDAR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TPS2459RHBR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC32 |
| TPS2459RHB | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC32 |
| TPS24701DGK | POWER SUPPLY SUPPORT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS2393DBT | 功能描述:热插拔功率分布 Full Featured -48V Industral Temp. RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2393DBTG4 | 功能描述:热插拔功率分布 Full Featured -48V Industral Temp. RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2393DBTR | 功能描述:热插拔功率分布 Full Featured -48V Industral Temp. RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2393DBTRG4 | 功能描述:热插拔功率分布 -48V Hot Swap G179 Pwr Mgr Ind Temp RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2393EVM | 功能描述:电源管理IC开发工具 Simple -48V Hot Swap Contr EVM RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
发布紧急采购，3分钟左右您将得到回复。