- 您现在的位置：买卖IC网 > PDF目录136905 > TSC87C51-33CBB (ATMEL CORP) 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | TSC87C51-33CBB |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 34/80页 |
| 文件大小： | 5152K |
| 代理商： | TSC87C51-33CBB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
225
2466T–AVR–07/10
ATmega16(L)
on the TDO pin. The JTAG Instruction selects a particular Data Register as path between
TDI and TDO and controls the circuitry surrounding the selected Data Register.
Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. The instruction is
latched onto the parallel output from the Shift Register path in the Update-IR state. The Exit-
IR, Pause-IR, and Exit2-IR states are only used for navigating the state machine.
At the TMS input, apply the sequence 1, 0, 0 at the rising edges of TCK to enter the Shift
Data Register – Shift-DR state. While in this state, upload the selected Data Register
(selected by the present JTAG instruction in the JTAG Instruction Register) from the TDI
input at the rising edge of TCK. In order to remain in the Shift-DR state, the TMS input must
be held low during input of all bits except the MSB. The MSB of the data is shifted in when
this state is left by setting TMS high. While the Data Register is shifted in from the TDI pin,
the parallel inputs to the Data Register captured in the Capture-DR state is shifted out on the
TDO pin.
Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. If the selected Data
Register has a latched parallel-output, the latching takes place in the Update-DR state. The
Exit-DR, Pause-DR, and Exit2-DR states are only used for navigating the state machine.
As shown in the state diagram, the Run-Test/Idle state need not be entered between selecting
JTAG instruction and using Data Registers, and some JTAG instructions may select certain
functions to be performed in the Run-Test/Idle, making it unsuitable as an Idle state.
Note:
Independent of the initial state of the TAP Controller, the Test-Logic-Reset state can always be
entered by holding TMS high for five TCK clock periods.
For detailed information on the JTAG specification, refer to the literature listed in “Bibliography”
Using the
Boundary-scan
Chain
A complete description of the Boundary-scan capabilities are given in the section “IEEE 1149.1
Using the On-chip
Debug System
As shown in Figure 112, the hardware support for On-chip Debugging consists mainly of:
A scan chain on the interface between the internal AVR CPU and the internal peripheral
units
Break Point unit
Communication interface between the CPU and JTAG system
All read or modify/write operations needed for implementing the Debugger are done by applying
AVR instructions via the internal AVR CPU Scan Chain. The CPU sends the result to an I/O
memory mapped location which is part of the communication interface between the CPU and the
JTAG system.
The Break Point Unit implements Break on Change of Program Flow, Single Step Break, 2 Pro-
gram Memory Break Points, and 2 combined Break Points. Together, the 4 Break Points can be
configured as either:
4 single Program Memory Break Points
3 Single Program Memory Break Point + 1 single Data Memory Break Point
2 single Program Memory Break Points + 2 single Data Memory Break Points
2 single Program Memory Break Points + 1 Program Memory Break Point with mask (“range
Break Point”)
2 single Program Memory Break Points + 1 Data Memory Break Point with mask (“range
Break Point”)
相关PDF资料 |
PDF描述 |
|---|---|
| TSC87C52-33CDB | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP44 |
| T89C51RD2-3CVCM | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40 |
| TSC87251A1XXX-B16IDB | 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| TSC51C1XXX-A16CD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDSO44 |
| TSC80C31-L16CYD | 8-BIT, 16 MHz, MICROCONTROLLER, UUC40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC888AILT | 功能描述:电流灵敏放大器 Sense Amplifier 20 Gain RoHS:否 制造商:Texas Instruments 通道数量: 共模抑制比（最小值）:110 dB 输入补偿电压:80 uV 电源电压-最大:5.5 V 电源电压-最小:2.7 V 电源电流:350 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-16 封装:Reel |
| TSC888BILT | 功能描述:电流灵敏放大器 Sense Amplifier 50 Gain RoHS:否 制造商:Texas Instruments 通道数量: 共模抑制比（最小值）:110 dB 输入补偿电压:80 uV 电源电压-最大:5.5 V 电源电压-最小:2.7 V 电源电流:350 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-16 封装:Reel |
| TSC888CILT | 功能描述:电流灵敏放大器 Sense Amplifier 100 Gain RoHS:否 制造商:Texas Instruments 通道数量: 共模抑制比（最小值）:110 dB 输入补偿电压:80 uV 电源电压-最大:5.5 V 电源电压-最小:2.7 V 电源电流:350 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-16 封装:Reel |
| TSC9 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EURO TERMINAL BLOCKS |
| TSC903 | 制造商:Laird Technologies Inc 功能描述:CLIP TO-3P 制造商:Laird Technologies Inc 功能描述:CLIP, TO-3P 制造商:Laird Technologies Inc 功能描述:CLIP, TO-3P; External Width:6.5mm; SVHC:No SVHC (18-Jun-2012); Isolation Voltage:1kV; Length:30mm; Material:Steel; Package / Case:TO-3P, TO-218, TO-247; Packages Cooled:TO-3P, TO-218, TO-247; Pad Thickness Max:0.5mm; Panel Thickness ;RoHS Compliant: Yes 制造商:Laird Technologies Inc 功能描述:CLIP, TO-3P; External Width:6.5mm; SVHC:No SVHC (18-Jun-2012); Isolation Voltage:1kV; Length:30mm; Material:Steel; Package / Case:TO-3P, TO-218, TO-247; Packages Cooled:TO-218, TO-247, TO-3P; Pad Thickness Max:0.5mm; Panel Thickness ;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。