- 您现在的位置：买卖IC网 > PDF目录300044 > TSPC603PVG6LE (ATMEL CORP) 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 PDF资料下载
参数资料
| 型号： | TSPC603PVG6LE |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 |
| 封装： | 21 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件页数： | 31/38页 |
| 文件大小： | 599K |
| 代理商： | TSPC603PVG6LE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页
TSPC603P
37/38
9.CLOCK RELATIONSHIPS CHOICE
The 603p microprocessors offer customers numerous clocking options. An internal phase-lock loop synchronizes the processor
(CPU) clock to the bus or system clock (SYSCLK) at various ratios.
Inside each PowerPC microprocessor is a phase-lock loop circuit. A voltage controlled oscillator (VCO) is precisely controlled in
frequency and phase by a frequency/phase detector which compares the input bus frequency (SYSCLK frequency) to a submultiple
of the VCO.
The ratio of CPU to SYSCLK frequencies is often referred to as the bus mode (for example, 2:1 bus mode).
In the Table 17, the horizontal scale represents the bus frequency (SYSCLK) and the vertical scale represents the PLL–CFG[0–3]
signals.
For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation.
Table 17 : CPU frequencies for common bus frequencies and multipliers
PLL_CFG[0–3]
CPU Frequency in MHZ (VCO Frequency in MHz)
Bus–to–
Core
Multiplier
Core–to
VCO
Multiplier
Bus
25 MHz
Bus
33.33
MHz
Bus
40 MHz
Bus
50 MHz
Bus
60 MHz
Bus
66.67
MHz
0100
2x
–
133
(266)
0101
2x
4x
–
0110
2.5x
2x
–
125
(250)
150
(300)
166
(333)
1000
3x
2x
–
150
(300)
180
(360)
200
(400)
1110
3.5x
2x
–
140
(280)
175
(350)
210
(420)
–
1010
4x
2x
–
133
(266)
160
(320)
200
(400)
–
0111
4.5x
2x
–
150
(300)
180
(360)
–
1011
5x
2x
125
(250)
166
(333)
200
(400)
–
1001
5.5x
2x
137
(275)
183
(366)
–
1101
6x
2x
150
(300)
200
(400)
–
0011
PLL bypass
1111
Clock off
Notes :
1. Some PLL configurations may select bus, CPU or VCO frequencies which are not supported
2. In PLL–bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and
the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.
Note : the AC timing specifications given in this document do not apply in PLL–bypass mode.
3. In clock–off mode, no clocking occurs inside the 603e regardless of the SYSCLK input.
相关PDF资料 |
PDF描述 |
|---|---|
| TSPDF11FGSRA0 | PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE |
| TSS21NGRA | SLIDE SWITCH, DPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| TSS901ESASL3 | 3 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, QFP196 |
| TSSH-106-01-L-D | 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| TSSH-108-01-T-DV | 16 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC603R | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8L | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8LC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8L | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8LC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
发布紧急采购，3分钟左右您将得到回复。