- 您现在的位置：买卖IC网 > PDF目录199495 > TSPC860SRMZPU50D4 (E2V TECHNOLOGIES PLC) 32-BIT, 50 MHz, RISC PROCESSOR, PBGA357 PDF资料下载
参数资料
| 型号： | TSPC860SRMZPU50D4 |
| 厂商： | E2V TECHNOLOGIES PLC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 50 MHz, RISC PROCESSOR, PBGA357 |
| 封装： | PLASTIC, BGA-357 |
| 文件页数： | 2/90页 |
| 文件大小： | 2351K |
| 代理商： | TSPC860SRMZPU50D4 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
10
TSPC860
2129A–HIREL–08/02
TA
Hi-Z
C2
Bidirectional
Active Pull-up
Transfer Acknowledge — Indicates that the slave device addressed
in the current transaction accepted data sent by the master (write) or
has driven the data bus with valid data (read). This is an output when
the PCMCIA interface or memory controller controls the transaction.
The only exception occurs when the memory controller controls the
slave access by means of the GPCM and the corresponding option
register is instructed to wait for an external assertion of TA. Every
slave device should negate TA after a transaction ends and
immediately three-state it to avoid bus contention if a new transfer is
initiated addressing other slave devices. TA requires the use of an
external pull-up resistor.
TEA
Hi-Z
D1
Open-drain
Transfer Error Acknowledge — Indicates that a bus error occurred in
the current transaction. The TSPC860 asserts TEA when the bus
monitor does not detect a bus cycle termination within a reasonable
amount of time. Asserting TEA terminates the bus cycle, thus
ignoring the state of TA. TEA requires the use of an external pull-up
resistor.
BI
Hi-Z
E3
Bidirectional
Active Pull-up
Burst Inhibit — Indicates that the slave device addressed in the
current burst transaction cannot support burst transfers. It acts as an
output when the PCMCIA interface or the memory controller takes
control of the transaction. BI requires the use of an external pull-up
resistor.
RSV
IRQ2
See Section
H3
Bidirectional
Three-state
Reservation — The TSPC860 outputs this three-state signal in
conjunction with the address bus to indicate that the core initiated a
transfer as a result of a stwcx. or lwarx.
Interrupt Request 2 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core.
KR/RETRY
IRQ4
SPKROUT
See Section
K1
Bidirectional
Three-state
Kill Reservation — This input is used as a part of the memory
reservation protocol, when the TSPC860 initiated a transaction as
the result of a stwcx. instruction.
Retry — This input is used by a slave device to indicate it cannot
accept the transaction. The TSPC860 must relinquish mastership
and reinitiate the transaction after winning in the bus arbitration.
Interrupt Request 4 – One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal that is sent to the
interrupt controller is the logical AND of this line (if defined as IRQ4)
and DP1/IRQ4 (if defined as IRQ4).
SPKROUT — Digital audio wave form output to be driven to the
system speaker.
CR
IRQ3
Hi-Z
F2
Input
Cancel Reservation — This input is used as a part of the storage
reservation protocol.
Interrupt Request 3 — One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of CR/IRQ3 (if defined as IRQ3) and
DP0/IRQ3 if defined as IRQ3.
Table 1. Signal Descriptions (Continued)
Name
Reset
Number
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| TSPD11CGVRA0 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| 2-1437573-9 | PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE |
| 3-1437573-4 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| TSPF5400AS21 | 5 mm, 1 ELEMENT, INFRARED LED, 870 nm |
| TSS11DGRA | SLIDE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC860SRMZQU66D | 制造商:e2v technologies 功能描述:MPU RISC 32BIT 66MHZ 3.3V 357BGA - Trays |
| TSPC860SRVZQU66D | 制造商:e2v technologies 功能描述:TSPC860SRVZQU66D - Trays |
| TSPC860XRMZPU66D | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Integrated Communication Processor |
| TSPC860XRMZQU66D | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Integrated Communication Processor |
| TSPC860XRVZPU66D | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Integrated Communication Processor |
发布紧急采购，3分钟左右您将得到回复。