- 您现在的位置：买卖IC网 > PDF目录373745 > TSS463-AA TSS463-AA [Updated 3/03. 60 Pages] PDF资料下载
参数资料
| 型号： | TSS463-AA |
| 英文描述： | TSS463-AA [Updated 3/03. 60 Pages] |
| 中文描述： | TSS463 -机管局[更新3月3日。 60页] |
| 文件页数： | 5/52页 |
| 文件大小： | 268K |
| 代理商： | TSS463-AA |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
TSS461C
5
Rev. D (22 Feb 01)
5.1.1. INTEL Mode
The INTEL mode interface consists of 13 pins. 8 pins are the multiplexed address and data bus, and the rest are the
address strobe, the read and write commands, the chip select and the interrupt request pins.
To access the memory locations in INTEL mode, the processor must first assert a valid address on the multiplexed
address and data bus and drive the address strobe pin high. When the required set-up time has passed the processor must
drive the address strobe low, and keep the address valid for the required hold time.
The processor must then either assert the data to be written on the address and data bus, if a write is intended, or float
the data bus for a read. The next step is to drive either the write or read command pins low, according to the function
required, and at the same time drive the chip select pin high.
The TSS461C access cycle is then terminated by driving the chip select and command pins low.
Note, that the chip select pin may be driven high for the entire access cycle, and may also remain high during and after
the termination of the cycle.
ALE
AD[7:0]
RD
WR
CS
ADDRESS
DATA TO BE
WRITTEN
ADDRESS
DATA
READ
WRITE CYCLE
READ CYCLE
Figure 4. INTEL Read and Write Cycles.
5.1.2. MOTOROLA Mode
In MOTOROLA mode the WR pin becomes the R/W command, the RD pin must be connected to ground and the CS
pin becomes the E strobe. This means that there is no separate chip select input, i.e. if some external decoder is to be
used, this decoder should not drive the E input high unless the processors E output is high as well.
Please refer to Figure 5. for the MOTOROLA read and write cycles. The main difference between INTEL and
MOTOROLA mode is that the timing in INTEL mode is referenced to the command signals (RD and WR), but in
MOTOROLA mode the reference is the E signal.
ALE
AD[7:0]
VSS (RD)
R/W (WR)
E (CS)
ADDRESS
DATA TO BE
WRITTEN
ADDRESS
DATA
READ
WRITE CYCLE
READ CYCLE
Figure 5. MOTOROLA Read and Write Cycles.
相关PDF资料 |
PDF描述 |
|---|---|
| TSS463D | Industrial Control IC |
| TSS463R | Industrial Control IC |
| TSS461E | VAN Data Link Controller |
| TSS461E-TDRA-9 | VAN Data Link Controller |
| TSS461E-TERA-9 | VAN Data Link Controller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSS463-AA_04 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface |
| TSS463-AAR | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface |
| TSS463A-TERZ | 功能描述:网络控制器与处理器 IC ASICS RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。