![](http://datasheet.mmic.net.cn/130000/TVP5150PBSRG4_datasheet_5023400/TVP5150PBSRG4_22.png)
Detailed Description
18
SLES043 — September 2002
TVP5150
2.7.4 Phase-Locked Loop
The PLL provides the device with the necessary clocks. Clocks are provided to the ADC, for luma and chroma
processing, audio block, and the scaling blocks.
The self-biasing PLL minimizes jitter and processes environmental variability. It is capable of operating off a
single crystal frequency with a high supply rejection ratio.
2.7.5 Genlock
A Genlock control function is provided to support a standard video encoder to synchronize its internal color
phase DCO for a clean video line and color lock. The Genlock is compatible with the Phillips RTC and the TI
proprietary Genlock schemes.
2.7.6 TVP5150 Genlock Control Interface
The frequency control word of the internal color subcarrier digital control oscillator (DCO) and the subcarrier
phase reset bit are transmitted via the GLCO terminal. The frequency control word is a 23-bit binary number.
The frequency of the DCO can be calculated from the following equation:
Fdco
+ Fctrl
223
Fsclk
Where Fdco is the frequency of the DCO, Fctrl is the 23-bit DCO frequency control, and Fsclk is the frequency
of the SCLK. The last bit (bit 0) of the DCO frequency control is always 0.
A write of 1 to bit 4 of the chrominance control register at HOST PORT sub-address 1Ah causes the sub-carrier
DTO phase reset bit to be sent on the next scan line on GLCO. The active low reset bit occurs 7 SCLK’s after
the transmission of the last bit of DCO frequency control. Upon the transmission of the reset bit, the phase
of the TVP5150 internal subcarrier DCO is reset to zero.
This interface provides a method to signal a subcarrier DTO phase reset on the next scan line.
A genlocking slave device can be connected to the GLCO terminal and use the information on GLCO to
synchronize ins internal color phase DCO to achieve clean line and color lock.
SCLK
GLCO
23-Bit Frequency Control
Start Bit
Reset Bit
MSB
>128 SCLK
1 SCLK
7 SCLK
23 SCLK
1 SCLK
LSB
22
21
0
Figure 2–18. GCLO Timing
2.8
Scaling/Windowing Functionality
2.8.1 Scaling
Scaling can be done vertically and horizontally. The device is able to scale by ratios of:
DOWNSCALE
Vertically
1/32x
Horizontally
1/32x