收藏本站
参数资料
型号： UPSD3233A-40T6T
厂商： 意法半导体
英文描述： CABLE ASSEMBLY; LEAD-FREE SOLDER; C MALE TO C MALE; 75 OHM, RG59B/U COAX
中文描述： 闪存可编程系统设备与8032微控制器核心和64Kbit SRAM的
文件页数： 110/176页
文件大小： 1081K
代理商： UPSD3233A-40T6T
μ
PSD323X
110/176
Power-down Instruction and Power-up Mode
Power-up Mode.
The PSD MODULE internal
logic is reset upon Power-up to the READ Mode.
Sector
Select
(FS0-FS7
CSBOOT3) must be held Low, and WRITE Strobe
(WR, CNTL0)High, during Power-up for maximum
security of the data contents and to remove the
possibility of a byte being written on the first edge
of WRITE Strobe (WR, CNTL0). Any WRITE cycle
initiation is locked when V
CC
is below V
LKO
.
READ
Under typical conditions, the MCU may read the
primary Flash memory or the secondary Flash
memory using READ operations just as it would a
ROM or RAM device. Alternately, the MCU may
use READ operations to obtain status information
about a Program or Erase cycle that is currently in
progress. Lastly, the MCU may use instructions to
read special data from these memory blocks. The
following sectionsdescribe these READ functions.
READ Memory Contents.
Primary Flash memo-
ry and secondary Flash memory are placed in the
READ Mode after Power-up, chip reset, or a
Reset Flash instruction (see Table 85, page 109).
The MCUcan read thememory contents ofthe pri-
mary Flash memory or the secondary Flash mem-
ory by using READ operations any timethe READ
operation is not part of an instruction.
READ Primary Flash Identifier.
The
Flash memory identifier (E7h) is read with an in-
struction composed of 4 operations: 3 specific
WRITE operationsand aREAD operation (seeTa-
ble 85). During the READ operation, Address Bits
A6, A1, and A0 must be ’0,’ ’0,’and ’1,’respective-
ly, and the appropriate Sector Select (FS0-FS7)
must be High.
READ Memory Sector Protection Status.
The
primary Flash memory Sector Protection Status is
read with an instruction composed of 4 operations:
3 specific WRITE operations and a READ opera-
tion (see Table 85). During the READ operation,
address Bits A6, A1, and A0 must be ’0,’ ’1,’ and
’0,’ respectively, while Sector Select (FS0-FS7 or
CSBOOT0-CSBOOT3)
memory sector whose protection has to be veri-
fied. The READ operation produces 01h if the
Flash memory sector is protected, or 00h if the
sector is not protected.
and
CSBOOT0-
primary
designates
the
Flash
The sector protection status for all NVM blocks
(primary Flash memory or secondary Flash mem-
ory) can also be read by the MCU accessing the
Flash Protection registers in PSD I/O space. See
the section entitled “Flash Memory Sector Pro-
tect,” page 115, for register definitions.
Reading the Erase/Program Status Bits.
The
Flash memory provides several status bits to be
used by the MCU to confirm the completion of an
Erase or Program cycle of Flash memory. These
status bits minimize the timethat theMCU spends
performing these tasks and are defined in Table
86, page 111. The status bits can be read asmany
times as needed.
For Flash memory, the MCU can perform a READ
operation to obtain these status bits while an
Erase or Program instructionis being executedby
the embedded algorithm. See the section entitled
“Programming Flash Memory,” page 112, for de-
tails.
Data Polling Flag (DQ7).
When erasing or pro-
gramming in Flash memory, the Data Polling Flag
Bit (DQ7) outputs the complement of the bit being
entered for programming/writing on the DQ7 Bit.
Once the Program instruction or the WRITE oper-
ation is completed, the true logic value is read on
the Data Polling Flag Bit (DQ7) (in a READ opera-
tion).
I
Data Polling is effective after the fourth WRITE
pulse (for a Program instruction) or after the
sixth WRITE pulse (for an Erase instruction). It
must be performed at the address being
programmed or at an address within the Flash
memory sector being erased.
I
During an Erase cycle, the Data Polling Flag Bit
(DQ7) outputs a ’0.’After completion of the
cycle, the Data Polling Flag Bit (DQ7) outputs
the last bit programmed (it is a ’1’after erasing).
I
If the byte to be programmed is in a protected
Flash memory sector, the instruction is ignored.
I
If all theFlash memory sectors to be erased are
protected, the Data Polling Flag Bit (DQ7) is
reset to ’0’ for about 100
μ
s, and then returns to
the previous addressed byte. No erasure is
performed.
相关PDF资料
PDF描述
UPSD3233A-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233AV-24T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233AV-24T6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
相关代理商/技术参数
参数描述
UPSD3233A-40U1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233AV-24T1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*