收藏本站
参数资料
型号： UPSD3233A-40T6T
厂商： 意法半导体
英文描述： CABLE ASSEMBLY; LEAD-FREE SOLDER; C MALE TO C MALE; 75 OHM, RG59B/U COAX
中文描述： 闪存可编程系统设备与8032微控制器核心和64Kbit SRAM的
文件页数： 88/176页
文件大小： 1081K
代理商： UPSD3233A-40T6T
μ
PSD323X
88/176
DDC1 Protocol
DDC1 is primitive and a point to point interface.
The monitoris always putat “Transmit only” mode.
In the initialization phase, 9 clock cycles on V
CLK
pin will be given for the internal synchronization.
During this period,the SDA pin will be kept at high
impedance state.
If DDC1 hardwaremode is used, the following pro-
cedure is recommended to proceed DDC1 opera-
tion.
1. Reset DDC1enable (bydefault, DDC1 enableis
cleared as LOW after Power-on Reset).
2. Set SWENB as high (the default value is zero.)
3. Depending on the data size of EDID data, set
EX_DAT as LOW (128 bytes) or HIGH (256
bytes).
4. By using bulky moving commands (DDCADR,
RAMBUF involved) to move the entire EDID
data to RAM buffer.
5. Reset SWENB to LOW.
6. Reset DDCADR to 00h.
7. Set DDC1 enable as HIGH.
In case SWENB is set as high, interrupt service
routine is finished within 133 machine cycle in
40MHz System clock.
The maximum V
SYNC
(V
CLK
) frequency is 25Khz
(40
μ
s). And the 9th clock of V
SYNC
(V
CLK
) is inter-
rupt period.
So the machine cycle be needed is calculated as
below. For example,
When 40MHz system clock, 40
μ
s = 133 x (25ns x
12); 133 machine cycle.
12MHz system clock, 40
μ
s = 40 x (83.3ns x 12);
40 machine cycle.
8MHz system clock, 40
μ
s = 26 x (125ns x 12); 26
machine cycle.
Note:
If EX_DAT equals to LOW, it is meant the
lower part is occupied by DDC1 operation and the
upper part is still free to the system. Nevertheless,
the effect of the post increment just applies to the
part related to DDC1operation. In other words,the
system program is still able to address the loca-
tions from 128 to 255 in the RAM buffer through
MOVX command but without thefacility of the post
increment. For example, the case of accessing
200 of the RAM Buffer:
MOV R0, #200, and
MOVX A, @R0
Figure 42. Transmission Protocol in the DDC1 Interface
AI06652
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
B
tSU(DDC1)
tDOV
Hi-Z
SC
VCLK
DDC1INT
DDC1EN
SD
tH(VCLK)
tL(VCLK)
Max=40us
B
B
B
B
B
B
B
B
HiZ
相关PDF资料
PDF描述
UPSD3233A-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233AV-24T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233AV-24T6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
相关代理商/技术参数
参数描述
UPSD3233A-40U1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-40U6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233AV-24T1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*