收藏本站
参数资料
型号： UPSD3233A-40U6T
厂商： 意法半导体
英文描述： Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
中文描述： 闪存可编程系统设备与8032微控制器核心和64Kbit SRAM的
文件页数： 102/176页
文件大小： 1081K
代理商： UPSD3233A-40U6T
μ
PSD323X
102/176
PSD MODULE
I
The PSD Module provides configurable
Program and Data memories to the 8032 CPU
core (MCU).In addition, it has its own set of I/O
ports and a PLD with 16 macrocells for general
logic implementation.
I
Ports A,B,C, and D are general purpose
programmable I/O ports that have a port
architecture which is different from the I/O ports
in the MCU Module.
I
The PSD Module communicates with the MCU
Module through the internal address, data bus
(AO-A15, DO-D7)and control signals (RD, WR,
PSEN, ALE, RESET). The user defines the
Decoding PLD in the PSDsoft Development
Tool and can map the resources in the PSD
Module to any program or data address space.
Figure 50 shows the functional blocks in the
PSD Module.
Functional Overview
I
1 or 2 Mbit Flash memory. This is the main
Flash memory. It is divided into eight equal-
sized blocks that can be accessed with user-
specified addresses.
I
Secondary 256 Kbit Flash boot memory. It is
divided into four equal-sized blocks that can be
accessed with user-specified addresses. This
secondary memorybrings theability to execute
code and update the main Flash concurrently.
I
64 Kbit SRAM. The SRAM’s contents can be
protected froma power failureby connecting an
external battery.
I
CPLD with 1G Output Micro Cells (OMCs} and
24 Input Micro Cells (IMCs). The CPLD may be
used to efficiently implement a variety of logic
functions for internal and external control.
Examples include state machines, loadable
shift registers, and loadable counters.
I
Decode PLD (DPLD) thatdecodes address for
selection of memory blocks in the PSD Module.
I
Configurable I/O ports (Port A,B,C and D) that
can be used for the following functions:
– MCU I/Os
– PLD I/Os
– Latched MCU address output
– Special function I/Os.
– I/O ports may be configured as open-drain
outputs.
I
Built-in JTAG compliant serial port allows full-
chip In-System Programmability (ISP). With it,
you canprogram a blank device orreprogram a
device in the factory or the field.
I
Internal page register that can be used to
expand the 8032 MCU Module address space
by a factor of 256.
I
Internal programmable Power Management
Unit (PMU) that supports a low-power mode
called Power-down Mode. The PMU can
automatically detect a lack of the 8032 CPU
core activity and put the PSD Module into
Power-down Mode.
I
Erase/WRITE cycles:
– Flash memory - 100,000 minimum
– PLD - 1,000 minimum
– Data Retention: 15 year minimum (for Main
Flash memory, Boot, PLD and Configuration
bits)
相关PDF资料
PDF描述
UPSD3233AV-24T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233AV-24T6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3233BV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3234AV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
相关代理商/技术参数
参数描述
UPSD3233AV-24T1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233AV-24T1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233AV-24T6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233AV-24T6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233AV-24U1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*