- 您现在的位置：买卖IC网 > PDF目录361590 > UPSD3233A-40U6T (意法半导体) Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM PDF资料下载
参数资料
| 型号： | UPSD3233A-40U6T |
| 厂商： | 意法半导体 |
| 英文描述： | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
| 中文描述： | 闪存可编程系统设备与8032微控制器核心和64Kbit SRAM的 |
| 文件页数： | 39/176页 |
| 文件大小： | 1081K |
| 代理商： | UPSD3233A-40U6T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
39/176
μ
PSD323X
INTERRUPT SYSTEM
There are interrupt requests from 10 sources as
follows.
I
INT0 external interrupt
I
2nd USART interrupt
I
Timer0 interrupt
I
I
2
C interrupt
I
INT1 external interrupt (or ADC interrupt)
I
DDC interrupt
I
Timer1 interrupt
I
USB interrupt
I
USART interrupt
I
Timer2 interrupt
External Int0
I
The INT0canbe eitherlevel-active ortransition-
active depending on Bit IT0 in register TCON.
The flag that actually generates this interrupt is
Bit IE0 in TCON.
I
When an external interrupt is generated, the
corresponding request flag is cleared by the
hardware when the service routine is vectored
to only if the interrupt was transition activated.
I
If the interrupt was level activated then the
interrupt request flag remains set until the
requested interrupt is actually generated. Then
it has to deactivate the request before the
interrupt service routine is completed, or else
another interrupt will be generated.
Timer 0 and 1 Interrupts
I
Timer0 and Timer1 interrupts are generated by
TF0 and TF1 which are set by an overflow of
theirrespectiveTimer/Counterregisters(except
for Timer0 in Mode 3).
I
These flags are cleared by the internal
hardware when the interrupt is serviced.
Timer 2 Interrupt
I
Timer2 interrupt is generated by TF2 which is
set byan overflow of Timer2.This flaghas to be
cleared by the software - not by hardware.
I
It is also generated by the T2EX signal (timer 2
external interrupt P1.1) which is controlled by
EXEN2 and EXF2 Bits in the T2CON register.
This is the definition of Timer 2 as per 90C320
definition.
I
2
C Interrupt
I
The interrupt ofthe I
2
C is generatedby Bit INTR
in the register S2STA.
I
This flag is cleared by hardware.
External Int1
I
The INT1 canbe either level active ortransition
active depending on Bit IT1 in register TCON.
The flag that actually generates this interrupt is
Bit IE1 in TCON.
I
When an external interrupt is generated, the
corresponding request flag is cleared by the
hardware when the service routine is vectored
to only if the interrupt was transition activated.
I
If the interrupt was level activated then the
interrupt request flag remains set until the
requested interrupt is actually generated. Then
it has to deactivate the request before the
interrupt service routine is completed, or else
another interrupt will be generated.
I
The ADC can take over the External INT1 to
generate an interrupt on conversion being
completed
DDC Interrupt
I
The DDC interrupt is generated either by Bit
INTR in the S1STA register for DC2B protocol
or by Bit DDC interrupt in the DDCCON register
for DDC1 protocol or by Bit SWHINT Bit in the
DDCCON register when DDC protocol is
changed from DDC1 to DDC2.
I
Flags excepttheINTRhave to becleared by the
software. INTR flag is cleared by hardware.
USB Interrupt
I
The USB interruptis generatedwhen endpoint0
has transmitted a packet or received a packet,
when endpoint1 orendpoint2 has transmitted a
packet, when the suspend or resume state is
detected and every EOP received.
I
When the USB interrupt is generated, the
corresponding request flag must be cleared by
software. The interrupt serviceroutine will have
to checkthe various USB registers todetermine
the source and clear the corresponding flag.
I
Please see thededicated interrupt control
registers for the USB peripheral for more
information.
相关PDF资料 |
PDF描述 |
|---|---|
| UPSD3233AV-24T1T | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
| UPSD3233AV-24T6T | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
| UPSD3233BV-40T1T | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
| UPSD3233BV-40U6T | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
| UPSD3234AV-40U6T | Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPSD3233AV-24T1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
| UPSD3233AV-24T1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core |
| UPSD3233AV-24T6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
| UPSD3233AV-24T6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core |
| UPSD3233AV-24U1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
发布紧急采购，3分钟左右您将得到回复。