参数资料
型号: VNC2-64Q1B-TRAY
厂商: FTDI, Future Technology Devices International Ltd
文件页数: 35/88页
文件大小: 0K
描述: IC USB HOST/DEVICE CTRL 64-QFN
应用说明: Vinculum-II IO Cell Description AppNote
Vinculum-II Debug Interface Description AppNote
Vinculum-II IO Mux Explained AppNote
Vinculum-II PWM Example AppNote
Migrating Vinculum Designs AppNote
标准包装: 260
系列: Vinculum-II
控制器类型: USB 2.0 控制器
接口: USB,主机/设备配置,UART,SPI,PWM,闪存 256K,DMA 4CH
电源电压: 1.62 V ~ 1.98 V
电流 - 电源: 25mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘
供应商设备封装: 64-QFN(8x8)
包装: 托盘
其它名称: VNC2-64Q1A-TRAY
VNC2-64Q1A-TRAY-ND
40
Copyright 2009-2011 Future Technology Devices International Limited
Datasheet
Vinculum-II Embedded Dual USB Host Controller IC
Version 1.5
Document No.: FT_000138 Clearance No.: FTDI# 143
Mode
Pins
Word Size
Handshaking
Speed
Comments
VNC1L
4
12
Yes
Read 66%
Write 66%
Legacy mode
Full Duplex
4
8
Yes
Read 50%
Write 100%
Half Duplex 4 pin
4
8
Yes
Read 100%
Write 100%
MOSI becomes
bi-directional
Half Duplex 3 pin
3
8
Yes
Read 50%
Write 50%
MOSI becomes
bi-directional
Unmanaged
4
8
No
Read 100%
Write 100%
Table 6.3 - SPI Slave Speeds
VNC2 SPI Master is described in Section 6.4.1 SPI Master Signal Descriptions.
Table 6.5 shows the SPI master signals and the available pins that they can be mapped to depending on
the package size. Further details on the configuration of input and output signals are available in Section
6.2.1 SPI Clock Phase Modes
SPI interface has 4 unique modes of clock phase (CPHA) and clock polarity (CPOL), known
as Mode 0, Mode 1, Mode 2 and Mode 3. Table 6.4 summarizes these modes and available interface and
Figure 6.3 is the function timing diagram.
For CPOL = 0, the base (inactive) level of SCLK is 0.
In this mode:
When CPHA = 0, data is clocked in on the rising edge of SCLK, and data is clocked out on the
falling edge of SCLK.
When CPHA = 1, data is clocked in on the falling edge of SCLK, and data is clocked out on the
rising edge of SCLK
For CPOL =1, the base (inactive) level of SCLK is 1.
In this mode:
When CPHA = 0, data v in on the falling edge of SCLK, and data is clocked out on the rising edge
of SCLK
When CPHA =1, data is clocked in on the rising edge of SCLK, and data is clocked out on the
falling edge of SCLK.
Mode
CPOL
CPHA
Full
Duplex
Half
Duplex
4 pin
Half
Duplex
3 pin
Unmanged
VNC1L
Legacy
0
N
Y
N
1
0
1
Y
N
2
1
0
N
Y
N
3
1
Y
N
Table 6.4 - Clock Phase/Polarity Modes
相关PDF资料
PDF描述
W78E858A40FL IC MCU 8-BIT 32K FLASH 44-PQFP
W83303AG IC ACPI CONTROLLER 48-LQFP
W83627UHG IC I/O CONTROLLER 128-QFP
W83L951DG IC EMBEDDED CNTRLR 128-LQFP
X90100M8IZT1 IC DIGITAL CAPACITOR NV 8-MSOP
相关代理商/技术参数
参数描述
VNC2DEBUGMODULE 制造商:Future Technology Devices International (FTDI Chip) 功能描述:VNC2 Vinculum Debug Module
VNC712B-N50A-5TZ 制造商:SMC Corporation of America 功能描述:Valve, media, coolant, 2 way
VNC-DK4-C1404CM 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMERAS no HD
VNC-DK4-C1404CM-HD 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMS 500GB HD
VNC-DK4-C2404CM 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMERAS no HD