- 您现在的位置：买卖IC网 > PDF目录16113 > VTERB-BLK-E3-U4 (Lattice Semiconductor Corporation)IP CORE VITERBI DECODER ECP3 PDF资料下载
参数资料
| 型号： | VTERB-BLK-E3-U4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 12/34页 |
| 文件大小： | 0K |
| 描述： | IP CORE VITERBI DECODER ECP3 |
| 产品培训模块： | LatticeECP3 Introduction |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | VTERBBLKE3U4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Lattice Semiconductor
Functional Description
Data Type
The Viterbi Decoder IP supports two commonly used binary representations, namely, sign-magnitude and
unsigned offset, for soft decision data. In sign-magnitude representation, the most significant bit is a sign bit and
the rest of the bits represent the magnitude. The most positive number corresponds to strong logic zero and other
positive numbers are weak logic zeros. The most negative number corresponds to strong logic one and other neg-
ative numbers are weak logic ones. In unsigned offset representation, there is no sign bit in the number and all
numbers are treated positive. The smallest number (all zeros) corresponds to strong logic zero and the biggest
number (all ones) corresponds to strong logic one. The smaller numbers counting up from zero are progressively
weaker logic zeros and bigger numbers counting down from the biggest number are progressively weaker logic
ones.
Table 2-2 shows the data values and their interpretation in “Signed” and “Unsigned” data type configurations when
Soft Width is 3.
Table 2-2. Interpretation of Signed and Unsigned Data
Signed Binary
Unsigned Offset
Data
Interpretation
Data
Interpretation
111
110
101
100
000
001
010
011
-3
-2
-1
-0
0
1
2
3
(strong logic 1)
(weaker logic 1s)
(weaker logic 0s)
(strong logic 0)
111
110
101
100
011
010
001
000
7
6
5
4
3
2
1
0
(strong logic 1)
(weaker logic 1s)
(weaker logic 0s)
(strong logic 0)
Signal Descriptions
The top level interface diagram of the Viterbi Decoder is shown in Figure 2-1. The details of the I/O ports are sum-
Table 2-3. Top Level I/O Interface
Port
clk
rstn
pbstart
ibstart
Bits
1
1
1
1
I/O
I
I
I
I
Description
System clock
System wide asynchronous active-low reset signal
“Punctured block start” signal to indicate the start of a new block of punctured
data. This signal is not available while decoding non-punctured codes.
Input block start signal. This must be pulled high when the first data of a block is
applied on the input port. This port is available for block decoding only.
Input block end signal. This signal must be pulled high to indicate the last data
ibend
1
I
of a block being applied on the input port. This port is available for block decod-
ing only.
din0, din1,
Data input buses – The buses become one bit inputs for hard decision decoding
din2, din3,
din4, din5,
din6
inrate
outrate
1 or 3
to 8 (each)
1-4
2-5
I
I
I
and equals to the soft width for soft decision decoding. The number of buses is 1
for punctured codes and n for non-punctured codes, where n is the code rate
factor, from 2 to 7.
Input rate of the convolutional code for next block. This port is available only in
dynamic puncturing mode.
Output rate of the convolutional code for next block. This port is available only in
dynamic puncturing mode.
IPUG32_02.7, June 2010
12
Block Viterbi Decoder User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| M3BYK-3406R | IDC CABLE - MSR34K/MC34M/MPD34K |
| 160PK22MEFC10X12.5 | CAP ALUM 22UF 160V 20% RADIAL |
| 115101-19-36.00 | CABLE BNC ST PLUG-PLUG RG-58 36" |
| M3DRK-3406R | IDC CABLE - MKR34K/MC34M/MPR34K |
| VTERB-BLK-E2-U4 | IP CORE VITERBI DECODER EC/ECP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| VTERB-BLK-E3-UT4 | 功能描述:开发软件 BLOCK VITERBI DECODER (ECP3) RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| VTERB-BLK-P2-U4 | 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| VTERB-BLK-PM-U4 | 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| VTERB-BLK-SC-U4 | 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| VTERB-BLK-X2-U4 | 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。