参数资料
型号: VTERB-BLK-E3-U4
厂商: Lattice Semiconductor Corporation
文件页数: 6/34页
文件大小: 0K
描述: IP CORE VITERBI DECODER ECP3
产品培训模块: LatticeECP3 Introduction
标准包装: 1
系列: *
其它名称: VTERBBLKE3U4
Lattice Semiconductor
Table 1-4. Block Viterbi Decoder IP Core for LatticeECP3 Devices Quick Facts
Block Viterbi IP Configuration
Introduction
Core ?
Requirements
FPGA Families Supported
Minimal Device Needed
IEEE
802.16
2004- SC
PHY
3GPP
DVB-S
IEEE
802.11A
LatticeECP3
LFE3-35EA
IEEE 802.16-
2004-OFDM
PHY
(dynamic
puncturing)
IEEE
802.16-
2004-OFDM
PHY (fixed
puncturing)
Targeted Device
LFE3-95E-8FN672CES
Resource ?
Utilization
LUTs
sysMEM EBRs
Registers
500
2
250
11750
16
3200
3050
4
900
3200
4
1050
3500
4
1200
Lattice Implementation
Diamond 1.0 or ispLEVER 8.1
Design Tool ?
Support
Synthesis
Simulation
Synopsys Synplify Pro for Lattice D-2009.12L-1
Aldec Active-HDL 8.2 Lattice Edition
Mentor Graphics ModelSim SE 6.3F
Features
? Compatible with IEEE 802.16-2004 SC PHY/ OFDM PHY, IEEEE802.11a, 3GPP, 3GPP2, and DVB standards
? Supports multiple code rates: 1/2, 1/3, ... 1/7 for non-punctured codes, 2/3, 3/4, ..., 12/13 for punctured codes,
and from m/(m+1) to m/(2m-1), where m is from 1 to 12, for dynamic punctured codes
? Variable constraint length from 3 to 9
? Supports dynamically variable code rates and puncture patterns
? Dynamic BER estimation option
? One-clock synchronous design
? Hard or parameterizable soft decision decoding. Hard and soft decision for non-punctured codes and soft deci-
sion for punctured codes
? Fully parallel or hybrid implementations. For a hybrid implementation, the degree of parallelism is parameteriz-
able
? Parameterizable trace-back length
? Signed and unsigned representations for soft decision data
? Supports parameterized puncturing patterns
? Supports both continuous and block data input
? Supports both Tail Biting and Zero Flushing block convolutional codes
? Supports both one and two traceback schemes to cater to different coding scenarios
IPUG32_02.7, June 2010
6
Block Viterbi Decoder User’s Guide
相关PDF资料
PDF描述
M3BYK-3406R IDC CABLE - MSR34K/MC34M/MPD34K
160PK22MEFC10X12.5 CAP ALUM 22UF 160V 20% RADIAL
115101-19-36.00 CABLE BNC ST PLUG-PLUG RG-58 36"
M3DRK-3406R IDC CABLE - MKR34K/MC34M/MPR34K
VTERB-BLK-E2-U4 IP CORE VITERBI DECODER EC/ECP
相关代理商/技术参数
参数描述
VTERB-BLK-E3-UT4 功能描述:开发软件 BLOCK VITERBI DECODER (ECP3) RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
VTERB-BLK-P2-U4 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
VTERB-BLK-PM-U4 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
VTERB-BLK-SC-U4 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
VTERB-BLK-X2-U4 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors