- 您现在的位置：买卖IC网 > PDF目录245658 > W25Q16CVTCAG (WINBOND ELECTRONICS CORP) 16M X 1 SPI BUS SERIAL EEPROM, PBGA24 PDF资料下载
参数资料
| 型号： | W25Q16CVTCAG |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 16M X 1 SPI BUS SERIAL EEPROM, PBGA24 |
| 封装： | 8 X 6 MM, GREEN, TFBGA-24 |
| 文件页数： | 31/79页 |
| 文件大小： | 1131K |
| 代理商： | W25Q16CVTCAG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
W25Q16CV
Publication Release Date: April 01, 2011
- 37 -
Revision C
7.2.17 Octal Word Read Quad I/O (E3h)
The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction
except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As a result, the dummy clocks are
not required, which further reduces the instruction overhead allowing even faster random access for code
execution (XIP). The Quad Enable bit (QE) of Status Register-2 must be set to enable the Octal Word
Read Quad I/O Instruction.
Octal Word Read Quad I/O with “Continuous Read Mode”
The Octal Word Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 16a. The
upper nibble of the (M7-4) controls the length of the next Octal Word Read Quad I/O instruction through
the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t
care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out
clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the E3h instruction code, as shown in Figure 16b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 7.2.20 for detail descriptions).
M7-0
/CS
CLK
Mode 0
Mode 3
0
1
IO
0
IO
1
IO
2
IO
2
3
4
5
20
16
12
8
21
17
22
18
23
19
13
9
14
10
15
11
A23-16
6
7
8
9
4
0
5
1
6
2
7
3
A15-8
A7-0
4
Byte 1
Byte 2
0
5
1
6
2
7
3
4
0
5
1
6
2
7
3
4
0
5
1
6
2
7
3
10
11
12
13
14
4
5
6
7
IOs switch from
Input to Output
Byte 3
15
16
17
18
19
20
21
Instruction (E3h)
4
0
5
1
6
2
7
3
Byte 4
Figure 16a. Octal Word Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4
≠ 10)
相关PDF资料 |
PDF描述 |
|---|---|
| WF2M32S-100HM | 8M X 8 FLASH 5V PROM MODULE, 100 ns, CHIP66 |
| WF2M32S-100HC | 8M X 8 FLASH 5V PROM MODULE, 100 ns, CHIP66 |
| WF2M32S-120GTC | 8M X 8 FLASH 5V PROM MODULE, 120 ns, CQFP68 |
| WF2M32S-80GTM | 8M X 8 FLASH 5V PROM MODULE, 80 ns, CQFP68 |
| WPS256K16VC-20LJM | 256K X 16 STANDARD SRAM, 20 ns, PDSO44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q16CVTCAP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16CVTCIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16CVTCIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16CVZPAG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16CVZPAP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
发布紧急采购，3分钟左右您将得到回复。