- 您现在的位置：买卖IC网 > PDF目录225534 > W28J320TT90L (WINBOND ELECTRONICS CORP) 2M X 16 FLASH 2.7V PROM, 90 ns, PDSO48 PDF资料下载
参数资料
| 型号： | W28J320TT90L |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 2M X 16 FLASH 2.7V PROM, 90 ns, PDSO48 |
| 封装： | 12 X 20 MM, TSOP-48 |
| 文件页数： | 13/48页 |
| 文件大小： | 1513K |
| 代理商： | W28J320TT90L |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
W28J320B/T
- 20 -
When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is
detected, the status register should be cleared. The CUI will remain in read status register mode until
a new command is issued.
This two-step sequence of set-up, followed by execution, ensures that lock-bits are not accidentally
set. An invalid Set Block or Permanent Lock-Bit command will result in status register bits SR.4 and
SR.5 being set to "1". Also, reliable operations occur only when VDD = 2.7V to 3.6V and VPP = VPPH1/2.
In the absence of this high voltage, lock-bit contents are protected against alteration.
A successful set block lock-bit operation requires that the permanent lock-bit be cleared. If it is
attempted with the permanent lock-bit set, SR.1 and SR.4 will be set to "1" and the operation will fail.
Clear Block Lock-Bits Command
All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. If the permanent
lock-bit is not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the
permanent lock-bit is set, block lock-bits cannot be cleared. Refer to Table 5 for a summary of
hardware and software write protection options.
Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits
setup is first written. After the command is written, the device automatically outputs status register
data when read (refer to Figure 12). The CPU can detect completion of the clear block lock-bits event
by reading the RY/#BY Pin output or status register bit SR.7.
When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit
error is detected, the status register should be cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register
bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur
when VDD = 2.7V to 3.6V and VPP = VPPH1/2. If a clear block lock-bits operation is attempted while
VPP ≤ VPPLK, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits
content are protected against alteration. A successful clear block lock-bits operation requires that the
permanent lock-bit is not set. If it is attempted with the permanent lock-bit set, SR.1 and SR.5 will be
set to "1" and the operation will fail.
If a clear block lock-bits operation is aborted due to VPP or VDD transitioning out of valid range or
#RESET active transition, block lock-bit values are left in an undetermined state. A repeat of clear
block lock-bits is required to initialize block lock-bit contents to known values. Once the permanent
lock-bit is set, it cannot be cleared.
OTP Program Command
OTP program is executed by a two-cycle command sequence. OTP program command(C0H) is
written, followed by a second write cycle that specifies the address and data (latched on the rising
edge of #WE). The WSM then takes over, controlling the OTP program and program verify algorithms
internally. After the OTP program command sequence is completed, the device automatically outputs
status register data when read (see Figure 13). The CPU can detect the completion of the OTP
program by analyzing the output data of the RY/#BY pin or status register bit SR.7.
When OTP program is completed, status register bit SR.4 should be checked. If OTP program error is
detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s
that do not successfully program to "0"s. The CUI remains in read status register mode until it receives
other commands.
相关PDF资料 |
PDF描述 |
|---|---|
| W29S201T-45 | 128K X 16 FLASH 5V PROM, 15 ns, PDSO48 |
| W301 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 28VDC, PANEL MOUNT-THREADED |
| W31-X2M5G-5 | TOGGLE SWITCH, SPST, LATCHED, 5A, 50VDC, PANEL MOUNT |
| W321-0PB-014B | T-3 1/4 SINGLE COLOR LED, SUPER BLUE, 9 mm |
| W321-0UG-048B | T-3 1/4 SINGLE COLOR LED, LIME GREEN, 9 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W28NK60Z | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:N-CHANNEL 600 V - 0.155з - 27A TO-247 Zener-Protected SuperMESH MOSFET |
| W28-SQ11A-10 | 功能描述:CIRCUIT BREAK 10A W/SWITCH RoHS:否 类别:过电压，电流，温度装置 >> 断路器 系列:W28 标准包装:3 系列:AS168X 断路器类型:热磁动式 电压:65VDC，277/480VAC 电流 - 跳闸(It):30A 极数:3 触动器类型:按片 安装类型:DIN 轨道 其它名称:4420.02104420.0210-ND486-2338AS168X-CB3G300-NDCBE AS168X-CB3G300 |
| W28-SQ11A-15 | 制造商:TE Connectivity 功能描述: |
| W28-SQ11A-3 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 3A 250VAC/32VDC |
| W28-SQ11A-5 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 5A 250VAC/32VDC |
发布紧急采购，3分钟左右您将得到回复。