![](http://datasheet.mmic.net.cn/180000/W28J320TT90L_datasheet_11385484/W28J320TT90L_14.png)
W28J320B/T
- 14 -
device (Permanent Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-
Bits command requires the command and address within the device.
The CUI does not occupy an addressable memory location. A write occurs when #WE and #CE are
active. The address and data needed to execute a command are latched on the rising edge of #WE or
#CE, whichever occurs first. Standard microprocessor write timings are used.
Figures 18 and 19 illustrate #WE and #CE controlled write operations.
9. COMMAND DEFINITIONS
When VPP ≤ VPPLK, read operations from the status register, identifier codes, or blocks are enabled.
Setting VPPH1/2 = VPP enables successful block erase, full chip erase, word/byte write and lock-bit
configuration operations.
Device operations are selected by writing specific commands into the CUI. Table 3 defines these
commands.
Table 2.1. Bus Operations (#BYTE = VIH) (note 1, 2)
MODE
#RESET
#CE
#OE
#WE
ADDRESS
VPP
DQ0
15 RY/#BY(3)
Read (note 8)
VIH
VIL
VIH
X
DOUT
X
Output Disable
VIH
VIL
VIH
X
High Z
X
Standby
VIH
X
High Z
X
Reset (note 4)
VIL
X
High Z
Read Identifier Codes
(note 8)
VIH
VIL
VIH
See
Figure 4, 5
X
Note 5
High Z
Write (note 6, 7, 8)
VIH
VIL
VIH
VIL
X
DIN
X
Table 2.2. Bus Operations (#BYTE = VIL) (note 1, 2)
MODE
#RESET
#CE
#OE
#WE
ADDRESS
VPP
DQ0
7
RY/#BY(3)
Read (note 8)
VIH
VIL
VIH
X
DOUT
X
Output Disable
VIH
VIL
VIH
X
High Z
X
Standby
VIH
X
High Z
X
Reset (note 4)
VIL
X
High Z
Read Identifier Codes
(note 8)
VIH
VIL
VIH
See
Figure 4,5
X
Note 5
High Z
Write (note 6, 7, 8)
VIH
VIL
VIH
VIL
X
DIN
X
Notes:
1. Refer to DC Characteristics. When VPP ≤ VPPLK, memory contents can be read, but not altered.
2. X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH1/2 for VPP. See DC Characteristics for VPPLK voltages.
3. RY/#BY is VOL when the WSM is executing internal block erase, full chip erase, word/byte write or lock-bit configuration
algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with word/byte write inactive),
word/byte write suspend mode or reset mode.
4. #RESET at VSS ±0.2V ensures the lowest power consumption.
5. See Read Identifier Codes Command section for details.
6. Command writes involving block erase, full chip erase, word/byte write or lock-bit configuration are reliably executed when VPP
= VPPH1/2 and VDD = 2.7V to 3.6V.
7. Refer to Table 3 for valid DIN during a write operation.
8. Never hold #OE low and #WE low at the same timing.