参数资料
型号: W332M64V-100SBI
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 32M X 64 SYNCHRONOUS DRAM, 7 ns, PBGA208
封装: 13 X 22 MM, PLASTIC, BGA-208
文件页数: 11/15页
文件大小: 355K
代理商: W332M64V-100SBI
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W332M64V-XSBX
August 2007
Rev. 4
TABLE 1 – BURST DEFINITION
Burst
Length
Starting Column
Address
Order of Accesses Within a Burst
Type = Sequential
Type = Interleaved
2
A0
0
0-1
1
1-0
4
A1
A0
0
0-1-2-3
0
1
1-2-3-0
1-0-3-2
1
0
2-3-0-1
1
3-0-1-2
3-2-1-0
8
A2
A1
A0
0
0-1-2-3-4-5-6-7
0
1
1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0
1
0
2-3-4-5-6-7-0-1
2-3-0-1-6-7-4-5
0
1
3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1
0
4-5-6-7-0-1-2-3
1
0
1
5-6-7-0-1-2-3-4
5-4-7-6-1-0-3-2
1
0
6-7-0-1-2-3-4-5
6-7-4-5-2-3-0-1
1
7-0-1-2-3-4-5-6
7-6-5-4-3-2-1-0
Full
Page
(y)
n = A 0-9
(location 0-y)
Cn, Cn + 1, Cn + 2
Cn + 3, Cn + 4...
…Cn - 1,
Cn…
Not Supported
FIGURE. 3 – MODE REGISTER DEFINITION
NOTES:
1. For full-page accesses: y = 1,024.
2. For a burst length of two, A1-9 select the block-of-two burst; A0 selects the starting
column within the block.
3. For a burst length of four, A2-9 select the block-of-four burst; A0-1 select the starting
column within the block.
4. For a burst length of eight, A3-9 select the block-of-eight burst; A0-2 select the
starting column within the block.
5. For a full-page burst, the full row is selected and A0-9 select the starting column.
6. Whenever a boundary of the block is reached within a given sequence above, the
following access wraps within the block.
7. For a burst length of one, A0-9 select the unique column to be accessed, and Mode
Register bit M3 is ignored.
M3 = 0
1
2
4
8
Reserved
Full Page
M3 = 1
1
2
4
8
Reserved
Operating Mode
Standard Operation
All other states reserved
0
-
0
-
Defined
-
0
1
Burst Type
Sequential
Interleaved
CAS Latency
Reserved
2
3
Reserved
Burst Length
M0
0
1
0
1
0
1
0
1
Burst Length
CAS Latency
BT
A9
A7
A6
A5
A4
A3
A8
A2
A1
A0
Mode Register (Mx)
Address Bus
M1
0
1
0
1
M2
0
1
M3
M4
0
1
0
1
0
1
0
1
M5
0
1
0
1
M6
0
1
M6-M0
M8
M7
Op Mode
A10
A11
Reserved*
WB
0
1
Write Burst Mode
Programmed Burst Length
Single Location Access
M9
*Should program
M12, M11, M10 = 0, 0
to ensure compatibility
with future devices.
A12
相关PDF资料
PDF描述
W332M64V-125SBC 32M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA208
W332M64V-133SBC 32M X 64 SYNCHRONOUS DRAM, 5.5 ns, PBGA208
W332M64V-125SBM 32M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA208
W332M72V-133BM 32M X 72 SYNCHRONOUS DRAM, 5.5 ns, PBGA219
W332M72V-133BI 32M X 72 SYNCHRONOUS DRAM, 5.5 ns, PBGA219
相关代理商/技术参数
参数描述
W332M64V-100SBM 制造商:Microsemi Corporation 功能描述:32M X 64 SDRAM, 3.3V, 100MHZ, 208 PBGA, MIL-TEMP. - Bulk
W332M64V-125BC 制造商:Microsemi Corporation 功能描述:32M X 64 SDRAM, 3.3V, 125MHZ, 219 PBGA, COMMERCIAL TEMP. - Bulk
W332M64V-125BI 制造商:Microsemi Corporation 功能描述:32M X 64 SDRAM, 3.3V, 125MHZ, 219 PBGA, INDUSTRIAL TEMP. - Bulk
W332M64V-125BM 制造商:Microsemi Corporation 功能描述:32M X 64 SDRAM, 3.3V, 125MHZ, 219 PBGA, MIL-TEMP. - Bulk
W332M64V-125SBC 制造商:Microsemi Corporation 功能描述:32M X 64 SDRAM, 3.3V, 125MHZ, 208 PBGA, COMMERCIAL TEMP. - Bulk