- 您现在的位置：买卖IC网 > PDF目录68450 > W39L020P-90Z (WINBOND ELECTRONICS CORP) 256K X 8 FLASH 3.3V PROM, 90 ns, PQCC32 PDF资料下载
参数资料
| 型号： | W39L020P-90Z |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 256K X 8 FLASH 3.3V PROM, 90 ns, PQCC32 |
| 封装： | LEAD FREE, PLASTIC, LCC-32 |
| 文件页数： | 2/29页 |
| 文件大小： | 294K |
| 代理商： | W39L020P-90Z |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
W39L020
- 10 -
6.4 Write Operation Status
6.4.1
DQ7: Data Polling
The W39L020 device features Data Polling as a method to indicate to the host that the embedded
algorithms are in progress or completed.
During the Embedded Program Algorithm, an attempt to read the device will produce the complement
of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to
read the device will produce the true data last written to DQ7.
During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7
output. Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce
a "1" at the DQ7 output.
For chip erase, the Data Polling is valid after the rising edge of the sixth pulse in the six #WE write
pulse sequences. For sector erase, the Data Polling is valid after the last rising edge of the sector erase
#WE pulse. Data Polling must be performed at sector addresses within any of the sectors being
erased. Otherwise, the status may not be valid.
Just prior to the completion of Embedded Algorithm operations DQ7 may change asynchronously while
the output enable (#OE) is asserted low. This means that the device is driving status information on
DQ7 at one instant of time and then that byte
′s valid data at the next instant of time. Depending on
when the system samples the DQ7 output, it may read the status or valid data. Even if the device has
completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on
DQ0–DQ6 may be still invalid. The valid data on DQ0
DQ7 will be read on the successive read
attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm, or sector erase time-out (see "Command Definitions").
6.4.2
DQ6: Toggle Bit
The W39L020 also features the "Toggle Bit" as a method to indicate to the host system that the
embedded algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling)
data from the device at any address will result in DQ6 toggling between one and zero. Once the
Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be
read on the next successive attempt. During programming, the Toggle Bit is valid after the rising edge
of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid after the
rising edge of the sixth #WE pulse in the six write pulse sequence. For sector/page erase, the Toggle
Bit is valid after the last rising edge of the sector/page erase #WE pulse. The Toggle Bit is active during
the sector/page erase time-out.
Either #CE or #OE toggling will cause DQ6 to toggle.
相关PDF资料 |
PDF描述 |
|---|---|
| W39L512Q-90B | 64K X 8 FLASH 3.3V PROM, 90 ns, PDSO32 |
| W39V040FCQ | 512K X 8 FLASH 3.3V PROM, 11 ns, PDSO32 |
| W3E16M72SR250BM | 16M X 72 DDR DRAM, 0.75 ns, PBGA219 |
| W3E32M64S-200BM | 32M X 64 DDR DRAM, 0.8 ns, PBGA219 |
| W3E32M64S-250BM | 32M X 64 DDR DRAM, 0.8 ns, PBGA219 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W39L020Q-70 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020Q-70B | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020Q-90 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020Q-90B | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020T-70 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
发布紧急采购，3分钟左右您将得到回复。