参数资料
型号: W9412G6CH-5
厂商: WINBOND ELECTRONICS CORP
元件分类: DRAM
英文描述: 8M X 16 DDR DRAM, 0.7 ns, PDSO66
封装: 0.400 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66
文件页数: 2/55页
文件大小: 2011K
代理商: W9412G6CH-5
W9412G6CH
Publication Release Date:Nov. 19, 2007
- 10 -
Revision A07
7.2.5
Write with Auto-precharge Command
( RAS = “H”, CAS = “L”, WE = “L”, BS0, BS1 = Bank, A10 = “H”, A0 to A8 = Column Address)
The Write with Auto-precharge command performs the Precharge operation automatically after the
Write operation. This command must not be interrupted by any other commands.
7.2.6
Read Command
( RAS = “H”, CAS = “L”, WE = “H”, BS0, BS1 = Bank, A10 = “L”, A0 to A8 = Column Address)
The Read command performs a Read operation to the bank designated by BS. The read data are
synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode
and CAS Latency (access time from CAS command in a clock cycle) must be programmed in the
Mode Register at power-up prior to the Read operation.
7.2.7
Read with Auto-precharge Command
( RAS = “H”, CAS = ”L”, WE = ”H”, BS0, BS1 = Bank, A10 = ”H”, A0 to A8 = Column Address)
The Read with Auto-precharge command automatically performs the Precharge operation after the
Read operation.
1. READA
tRAS (min) – (BL/2) x tCK
Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.
2. tRCD(min)
READA < tRAS(min) – (BL/2) x tCK
Data can be read with shortest latency, but the internal Precharge operation does not begin until
after tRAS (min) has completed.
This command must not be interrupted by any other command.
7.2.8
Mode Register Set Command
( RAS = “L”, CAS = “L”, WE = “L”, BS0 = “L”, BS1 = “L”, A0 to A11 = Register Data)
The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst
Length and DLL reset in the Mode Register. The default values in the Mode Register after power-
up are undefined, therefore this command must be issued during the power-up sequence. Also,
this command can be issued while all banks are in the idle state. Refer to the table for specific
codes.
7.2.9
Extended Mode Register Set Command
( RAS = “L”, CAS = “L”, WE = “L”, BS0 = “H”, BS1 = “L”, A0 to A11 = Register data)
The Extended Mode Register Set command can be implemented as needed for function
extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL
enable/disable, decoded by A0. The default value of the extended mode register is not defined;
therefore this command must be issued during the power-up sequence for enabling DLL. Refer to
the table for specific codes.
7.2.10 No-Operation Command
( RAS = “H”, CAS = “H”, WE = “H”)
The No-Operation command simply performs no operation (same command as Device Deselect).
相关PDF资料
PDF描述
W942504CH-7 64M X 4 DDR DRAM, 0.75 ns, PDSO66
W9864G6IH-6 4M X 16 DDR DRAM, 5 ns, PDSO54
WA-1RX33-A4 SNAP ACTING/LIMIT SWITCH
WA-A325CBM Peripheral Interface
WA-A325CPC Peripheral Interface
相关代理商/技术参数
参数描述
W9412G6IH 制造商:WINBOND 制造商全称:Winbond 功能描述:2M × 4 BANKS × 16 BITS DDR SDRAM
W9412G6IH-5 功能描述:IC DDR-400 SDRAM 128MB 66TSSOPII RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.173",4.40mm 宽) 供应商设备封装:8-MFP 包装:带卷 (TR)
W9412G6JH 制造商:WINBOND 制造商全称:Winbond 功能描述:2M ? 4 BANKS ? 16 BITS DDR SDRAM
W9412G6JH-4 制造商:Winbond Electronics Corp 功能描述:8*16B DDR1 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 128M 250MHZ 66TSOP
W9412G6JH-5 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 128M-Bit 8Mx16 2.5V 66-Pin TSOP 制造商:Winbond Electronics Corp 功能描述:128M BIT DDR1