收藏本站
参数资料
型号： WBLXT974BHCA8
厂商： CORTINA SYSTEMS INC
元件分类： 网络接口
英文描述： DATACOM, ETHERNET TRANSCEIVER, PQFP160
封装： ROHS COMPLIANT, PLASTIC, MS-002DD-1, HQFP-160
文件页数： 6/76页
文件大小： 1004K
代理商： WBLXT974BHCA8
LXT974/LXT975 — Fast Ethernet 10/100 Quad Transceivers
14
Datasheet
Table 7.
LXT974 and LXT975 MII Signal Descriptions
Pin#3
Symbol
Type1
Signal Description2
MII Data Interface Pins
33
34
35
36
TXD0_0
TXD0_1
TXD0_2
TXD0_3
I
Transmit Data - Port 0. Inputs containing NRZ data to be transmitted from port 0.
52
53
54
55
TXD1_0
TXD1_1
TXD1_2
TXD1_3
I
Transmit Data - Port 1. Inputs containing NRZ data to be transmitted from port 1.
71
72
73
74
TXD2_0
TXD2_1
TXD2_2
TXD2_3
I
Transmit Data - Port 2. Inputs containing NRZ data to be transmitted from port 2.
89
90
91
92
TXD3_0
TXD3_1
TXD3_2
TXD3_3
I
Transmit Data - Port 3. Inputs containing NRZ data to be transmitted from port 3.
32
51
70
88
TX_EN0
TX_EN1
TX_EN2
TX_EN3
I
Transmit Enable - Ports 0 - 3. Active High input enables respective port transmitter. This
signal must be synchronous to the TX_CLK.
31
50
69
87
TX_CLK0
TX_CLK1
TX_CLK2
TX_CLK3
O
Transmit Clock - Ports 0 - 3. 25 MHz for 100 Mbps operation, 2.5 MHz for 10 Mbps
operation. The transmit data and control signals must always be synchronized to TX_CLK
by the MAC. The LXT974/975 normally samples these signals on the rising edge of
TX_CLK. However, Advanced TX_CLK Mode is available by setting MII register bit 19.5=1.
In this mode, the LXT974/975 samples the transmit data and control signals on the falling
edge of TX_CLK.
30
49
68
86
TX_ER0
TX_ER1
TX_ER2
TX_ER3
I
Transmit Coding Error - Ports 0 - 3. This signal must be driven synchronously to TX_CLK.
When High, forces the respective port to transmit Halt (H) code group.
26
25
24
23
RXD0_0
RXD0_1
RXD0_2
RXD0_3
O
Receive Data - Port 0. Receive data signals (4-bit parallel nibbles) are driven synchronously
to RX_CLK0.
45
44
43
42
RXD1_0
RXD1_1
RXD1_2
RXD1_3
O
Receive Data - Port 1. Receive data signals (4-bit parallel nibbles) are driven synchronously
to RX_CLK1.
64
63
62
61
RXD2_0
RXD2_1
RXD2_2
RXD2_3
O
Receive Data - Port 2. Receive data signals (4-bit parallel nibbles) are driven synchronously
to RX_CLK2.
82
81
80
79
RXD3_0
RXD3_1
RXD3_2
RXD3_3
O
Receive Data - Port 3. Receive data signals (4-bit parallel nibbles) are driven synchronously
to RX_CLK3.
1. Type Column Coding: I = Input, O = Output, OD = Open Drain
2. The LXT974/975 supports the 802.3 MDIO register set. Specific bits in the registers are referenced using an “X.Y” notation,
where X is the register number (0-6 or 16-20) and Y is the bit number (0-15).
3. Unused pins should be tied Low.
相关PDF资料
PDF描述
WBLXT9785EHC.C2V DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785EHC.D0-865110 DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785EHC.D0-865111 DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785EHC.D0 DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785HC.C2V DATACOM, INTERFACE CIRCUIT, PQFP208
相关代理商/技术参数
参数描述
WBLXT975BHC.A8 功能描述:IC ENET 10/100QUAD TXCVR 160HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件
WBLXT9785EHC.D0865110 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
WBLXT9785EHC.D0-865110 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP
WBLXT9785EHC.D0-865111 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP
WBLXT9785HC.D0 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*